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 Phase change random access memory (PCRAM) is one of the most 
promising contender to replace FLASH memory. PCRAM‟s ability to undergo 
reversible phase switching serves as its basic operational mechanism. PCRAM 
also exhibits multi-level programming capabilities. However, the problem of 
resistance drifting has impeded the advancement in multi-level programming of 
PCRAM devices. This thesis summarizes work on the device engineering of 
multi-level PCRAM devices to eliminate the problem of resistance drifting.   
 A novel PCRAM device structure was fabricated and characterized. Multi-
level PCRAM devices comprising two Ge2Sb2Te5 (GST) layers sandwiching a 
thermal insulating Ta2O5 barrier layer were first fabricated. The PCRAM cell 
comprises a phase change material stack between a top and a bottom electrode. 
The phase change material stack (or the GST stack) comprises a nitrogen doped 
GST (NGST) layer on a thin Ta2O5 barrier layer on an undoped GST layer. It is 
demonstrated that each of the phase change layers in the GST stack can be 
selectively amorphized in using a voltage pulse. The differences in resistivities, as 
well as the different melting and crystallization temperatures of both the NGST 
and GST layers, contribute to the multi-level switching dynamics of the PCRAM 
device. This enables multi-level resistance switching. The thermal conductivity of 
Ta2O5 with respect to GST is also another factor influencing the multi-level 
switching. Thermal analysis was used to examine the physics behind the multi-
level switching mechanism of these devices. 
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 The thermal conductivity and electrical resistivity of the barrier layer 
affect multi-level switching performance in terms of endurance as well as power 
consumption. A comparison study of SiN and Ta2O5 dielectric materials was then 
performed. SiN was determined to have better device performance than the Ta2O5 
barrier layer and was used in subsequent multi-level PCRAM device fabrications. 
To further improve the performance of the dual layered phase change material 
(PCM) multi-level device, the top PCM layer was varied in three different splits: 
Ag0.5In0.5Sb3Te6 (AIST), Ge1Sb4Te7 (GST147), and NGST. The intrinsic 
properties of AIST, GST147 and NGST were used to explain the differences in 
electrical performance of the three multi-level device splits. The AIST/SiN/GST 
device split was found to have had the best electrical performance. The difference 
in electrical resistivities and thermal conductivities played a major role in the 
power consumption as well as the resistance values of the three multi-level states 
in these dual PCM multi-level devices. 
 Novel two-bit triple layered PCM multi-level devices comprising of AIST, 
NGST and GST was then demonstrated. The melting and crystallization 
temperatures of the PCMs play important roles in the power consumption of the 
multi-level devices. The electrical resistivities and thermal conductivities of the 
PCMs and the SiN thermal barrier are also crucial factors contributing to the 
phase changing behaviour of the PCMs in the two-bit multi-level PCRAM device. 
The retention characteristics of this two-bit PCRAM device was also discussed.
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1.1 Non-Volatile Memory (NVM) Technology 
 FLASH devices are widely used in consumer electronic products such as 
computers, cellular phones, mp3 players, etc. There is an increasing need for 
smaller electronic products with larger disk space [1]; thus the use of Flash 
memory today is very extensive and new ways are always being developed to 
improve the current data storage capacity and efficiency of the Flash memory 
itself. The floating gate Flash memory technology is still being researched to 
further improve on its scalability and performance [2]-[4]. Advances in Flash 
memory, such as polysilicon-oxide-nitride-oxide-silicon (SONOS) devices, 
utilizes high-k dielectrics and metal gates to eliminate high leakage current and 
saturation issues [5]-[9]. Moreover, SONOS devices could also achieve low 
operating voltages and high speeds [5]-[9]. However, as with the case of charge-
based memories at nanoscale dimensions, SONOS suffers from the use of a 
limited number of electrons and low electron loss threshold for multi-bit 
operations [10]. There has since been a surge in research and development of 
several NVM alternatives, to improve upon the storage capacity, efficiency, 
performance as well as endurance of the FLASH memory device.  
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 Ferroelectric random access memory (FeRAM) and spin transfer torque 
magnetic random access memory (STT MRAM) are two NVM alternatives that 
may replace the FLASH technology. While FeRAM shows promise in terms of 
high speed, low power, and ease of integration with complementary-metal-oxide-
semiconductor (CMOS) technology, it still faces serious problems such as loss of 
polarization, degradation of remnant polarization with time, and loss of signal 
with scaling [11]. Similarly, STT MRAM has high endurance, fast speed and easy 
integration with CMOS in the back-end-of-line processing [12]-[15]. However, 
the resistance windows between states are very small and not as large as those of 
other NVMs. STT MRAM technology also suffers from electromigration induced 
damages on the wires due to high write currents [16]. These critical problems 
need to be resolved in order for STT MRAM to be a frontrunner amongst other 
NVM alternatives.  
 Another NVM alternative is phase change random access memory 
(PCRAM) technology. Advantages of PCRAM technology include the durability 
and efficiency of the storage and retrieval of data. PCRAM surpasses many of 
these other NVMs due to its fast read, write, and erase speeds, low power 
consumption, long endurance cycling characteristics, high scalability, and its 
ability to exhibit multi-level behavior beyond the 16 nm node [17]-[26]. Table 1.1 
compares the various important parameters for emerging NVM technologies. It is 
evident from Table 1.1 that PCRAM technology outperforms other NVM 
counterparts, especially in terms of scalability, multi-bit storage capacity and 
retention time. PCRAM‟s advantage in displaying multi-level capabilities despite  
 3 
 
Table 1.1 Comparison of key parameters of several non-volatile memory 
technologies. „F‟ indicates the feature size [27]. 
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its other superior characteristics such as fast read, write and erase speeds, low 
power consumption, long endurance cycling and high scalability makes it a strong 
NVM alternative for high density storage applications as well. 
 
1.2 Phase Change Random Access Memory Technology 
1.2.1 Phase change materials and device structures 
 The PCRAM (or Ovonic Unified Memory, OUM) cell is typically made 
up of semi conducting glasses consisting of Group VI elements [28]-[29]. These 
glasses are also known as Chalcogenides. Chalcogenides are used in PCRAM 
devices due to their reversible phase switching properties. These fundamental 
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phase switching properties serve as the basic operational mechanism of the 
PCRAM device. The chalcogenide material has two phases, i.e. amorphous and 
crystalline, and two phase transitionary processes exist to switch the chalcogenide 
from one phase to another. Typically, the Set process switches the chalcogenide to 
its crystalline state whereas the Reset process amorphizes it. 
 A widely used chalcogenide material in PCRAM research and 
development today is the compound Ge2Sb2Te5, or GST. The bulk GST material 
has a stable hexagonal structure in the crystalline state. However, in the case of 
the PCRAM device, where the deposited GST layer is very thin, the crystalline 
structure is usually face-centered-cubic (FCC).  This FCC structure provides 
greater stability to the GST lattice during electronic switching from the 
amorphous to the crystalline state. The Te atoms occupy the FCC sites of a sub-
lattice structure. This structure partially retains its shape when it undergoes phase 
changes from crystalline to amorphous and vice versa [30]-[32].  The Ge and Sb 
atoms also form another sub-lattice together with the vacancies present in the 
GST crystal. This means that the initial crystalline FCC structure can be easily 
restored when the phase change material (PCM) changes back from the 
amorphous to the crystalline state, as the sub-lattices ensure that the GST material 
retains its crystalline structure even after numerous phase transitions [32]. This 
property makes GST a suitable material for PCRAM devices which require 
intensive electronic switching from one state to another for data storage.  
 Understanding how PCMs like GST undergo phase transitions allows 
researchers to tweak the material compositions in these PCMs to obtain better 
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PCRAM device performance. Typically, easy glass formers are preferred during 
the Reset process of PCMs in PCRAM devices. Since the Reset process 
determines the minimum current requirement of the PCRAM device, PCMs with 
lower melting temperatures are preferred. PCMs should thus have sufficiently low 
melting temperatures (TM) for low power operation, but high enough TM‟s to 
ensure stability at operating temperatures. Similarly, high crystallization rates are 
preferred during the Set process, which in turn determines the switching speed of 
the PCRAM device. Hence, PCMs with fast crystallization times or rates are 
utilized for high speed operations. 
 Fig. 1.1 illustrates the Ge-Sb-Te ternary phase diagram where 
stoichiometric alloys that lie on the pseudobinary line GeSb and Sb2Te3 are 
indicated. These (GeTe)x(Sb2Te3)1-x alloys include Ge1Sb2Te4, Ge2Sb2Te5, and 
Ge1Sb4Te7. GeTe has a high crystallization temperature (high stability) whereas 
Sb2Te3 has a high crystallization speed (low stability) [33]. Thus, the material 
compositions along the pseudobinary tieline connecting these two materials, could 
achieve both fast crystallization speed as well as high stability. By tweaking 
material compositions along this pseudobinary line, suitable PCMs could be 
chosen to be used in PCRAM devices in high speed electronics. 
 The shape or structure of the PCRAM cell plays an integral part in the 
efficiency of Joule heating in the PCM. By confining the current flow in the 
PCRAM device, Joule heating of the PCM can be restricted and optimized. Two 
most commonly used PCRAM cell structures are shown in Fig. 1.2 (a) and (b). In 




Fig. 1.1 . Ge-Sb-Te ternary phase diagram illustrating the various phase change 
alloys. Stoichiometric compositions that reside on the pseudobinary tieline of GeTe and 
Sb2Te3 are shown. 
 
This means that the programmable volume is determined by the contact area of 
the heater-PCM interface. In Fig. 1.2 (b), however, the hot spot region is located 
in the central pore region away from the heater electrode. This structure reduces 
heat dissipation via the electrode, thereby reducing the Reset current needed to 
amorphize the PCM. Besides these two cell structures, several other cell designs 
such as -trench [34], edge contact [35], superlattice-like [36], and phase change 
bridge device structures [37]-[38] have since been introduced to enhance 
performance of PCRAM devices. These designs could potentially improve 











Fig. 1.2 . Typical PCRAM device structures. The programmable „hot spot‟ region 
is located near the heater in (a), and in the confined pore in (b). 
 
1.2.2 Basic operational principles of phase change memory 
 The PCRAM cell stores data using the two structural phases of GST, 
namely the amorphous and the crystalline phases [17]-[20], [39]. These structural 
phases can be interchanged via electronic switching. The electronic switching 
involves pulsing the PCRAM cell with a current pulse of different pulse widths. 
The width and the magnitude of the current pulse are important factors in 
determining which phase the PCM would transform into [39]. As seen in Fig. 1.3 
(a), the Reset process is triggered by a high current pulse, which typically lasts for 
about tens of nanoseconds. This causes the PCM to change into the amorphous 
state [19]-[20], as seen in Fig. 1.3 (b). This occurs as the higher current pulse 
heats the PCM compound to above the glass melting temperature, thereby melting 
the compound. Moreover, the narrower current pulse width ensures that the PCM 
device is cooled down relatively fast (shorter quenching time). This means that 
















Fig. 1.3.  (a) Programming pulses of a PCRAM device that involves the 
temperature in the phase change material surpassing the melting point during the Reset 
process, or the crystallization point during the Set process. Reading of the device state is 
performed at low biases. (b) Phase transition during the Reset process. (c) Phase 
transition during the Set process. 
 
phase, hence, cooling down to form an amorphous layer of GST. During the Set 
process a lower and longer current pulse of roughly hundreds of nanoseconds, the 
GST is heated to just above the crystallization temperature and allowed to cool 
down slowly (longer quenching time) instead [19]-[20]. This is so that the GST 
layer would form a crystalline structure upon cooling [seen in Fig. 1.3 (c)]. These 
amorphous and crystalline states are also known as the Reset and Set state 
respectively in PCM devices [17]-[20]. 
 We differentiate between these Set and Reset states by measuring their I-V 
characteristics as well as by monitoring their resistive properties. The Set state 
(crystalline) displays a very low resistance, whereas the Reset state (amorphous) 
is characterized by its highly resistive nature [21]-[25]. The resistance of the Set 
state of a typical PCRAM device is usually about a hundred times smaller in 
magnitude as compared to its Reset state [28]. Fig. 1.4 shows the I-V 





























Fig. 1.4. The I-V characteristics of a fabricated PCRAM device featuring a 1 m 
pore diameter and a 50 nm thick Ge2Sb2Te5 phase change film. 
 
we can interpret the resistive nature of both these states. From Fig. 1.4, it is clear 
that the crystalline phase exhibits ohmic characteristics almost throughout the 
current-voltage range. However, the amorphous state presents an interesting 
switching phenomenon. After a certain threshold voltage, Vth, the highly resistive 
amorphous state undergoes a phase transition to the crystalline phase and 
thereafter models the ohmic effects of the crystalline phase. This threshold 
voltage is therefore crucial and provides us with ample information so that device  

























Fig. 1.5. Resistance of a fabricated PCRAM device, with a 50 nm thick Ge2Sb2Te5 
phase change layer, over time. The drift exponent (v) of the Reset state is an order higher 
than that of the Set state. 
 
specifics can be designed later on in the manufacturing of the PCRAM devices 
[23], [26]. 
 
1.2.3 Resistance drifting phenomenon in phase change memory 
devices 
 PCRAM has the ability to exhibit multi-level resistance states for high 
density memory storage applications. However, this ability to exhibit multi-level 


































PCRAM devices. If not addressed, this resistance drifting phenomenon could 
significantly impede the advancement in multi-level research of PCRAM devices. 
Resistance drifting is a phenomenon where the resistance value of the PCM 
increases over time. It usually occurs in the amorphous state of any PCRAM 
device [40]-[42].  
 The resistance drift phenomenon follows a power law equation as follows: 





,                                          (1.1) 
where R0 is the initial resistance at time t0, R is the resistance at time t, and v is the 
drift exponent [43]. The drift exponent (v) of the conventional GST structure is 
usually around 0.1 at room temperature (27 °C) in the highest resistance state 
[44]. Fig. 1.5 shows the resistance drift of a typical GST device. The resistance 
value of the PCRAM device in the amorphous state increases over time as a result 
of structural relaxation (SR) occurring within the amorphous PCM. This was 
evidenced by the higher drift exponent (v) in the amorphous state than in the 
crystalline state. Several research groups have documented measurement methods 
which have suppressed the effect of resistance drifting during the write processes 
[45]-[46]. However, the intrinsic problem of alleviating resistance drift in 
PCRAM devices altogether has yet to be solved.  
 Resistance drifting can prove to be especially detrimental in multi-level 
PCRAM devices because of the overlap in intermediate resistance states. Any 
overlapping in resistance levels of the intermediate states could alter the data 
stored within the PCRAM storage device. Hence, it becomes imperative to 
research into methods to prevent resistance drifting in multi-bit PCRAM devices. 
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1.3 Aims and Objectives of Research 
 This thesis aims to explore novel PCRAM device architectures that 
significantly reduce or eliminate the problem of resistance drifting so as to obtain 
stable multi-bit PCRAM devices. Extensive fabrication and electrical 
characterization were performed to obtain working multi-level device structures 
that improve resistance drifting in conventional PCRAM devices. A thorough 
investigation of the electrical and thermal properties was presented in this work to 
elucidate on the switching mechanism and physics of the novel structures 
fabricated. The results achieved will provide a meticulous guideline in the 
selection of PCMs and dielectrics for the proposed structures. This work also 
paves the way for further development to enhance the number of bits in a single 
PCM cell for high density storage applications. 
 
1.4 Thesis Organization 
 The main issues discussed in this work are documented in the following 
chapters. Chapter 2 investigates multi-level PCRAM devices comprising two 
Ge2Sb2Te5 (GST) layers sandwiching a thermal insulating Ta2O5 barrier layer.  
The dual-PCM cell structure comprises a phase change material stack between a 
top and a bottom electrode.  The dual-PCM stack comprises a nitrogen doped 
GST (NGST) layer on a thin Ta2O5 barrier layer on an undoped GST layer.  It is 
demonstrated that one of the phase change layers in the GST stack can be 
selectively amorphized by using a voltage pulse.  This enables multi-level 
resistance switching.  The differences in resistivities, as well as the different 
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melting and crystallization temperatures of both the NGST and GST layers, 
contribute to the multi-level switching dynamics of the PCRAM device.  The 
thermal conductivity of Ta2O5 with respect to GST is also another factor 
influencing the multi-level switching.  Extensive electrical characterization of the 
PCRAM devices was performed.  Thermal analysis was used to examine the 
physics behind the multi-level switching mechanism of these devices. 
 Chapter 3 moves on to compare the effects of different dielectric materials 
(i.e. Si3N4 and Ta2O5) as the thermal barrier layer in dual PCM device structure. 
The thermal conductivity and electrical resistivity of the barrier layer affected the 
multi-level switching performance in terms of endurance as well as power 
consumption.  Extensive electrical characterization was performed on these 
PCRAM multi-level devices. Thermal analysis was also performed to investigate 
the thermal efficiency of each barrier layer. It was observed that for a constant 
barrier layer thickness of 1.5 nm, the endurance of the multi-level device with the 
Si3N4 (SiN) barrier layer was better than that with the Ta2O5 barrier layer; 
however, the multi-level device with the Ta2O5 barrier layer had a lower power 
consumption than that with the SiN barrier layer. 
 The PCMs used in the dual-PCM device structure were then varied in 
Chapter 4 to determine the pair of PCMs that displays the optimum performance. 
The top PCM layer in the dual-PCM device structure was varied in three different 
splits, while the bottom PCM layer was kept constant. Extensive electrical 
characterization and statistical analysis was performed. The intrinsic properties of 
the PCMs were used to explain the differences in electrical performance of the 
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three multi-level device splits. It was found that the difference in electrical 
resistivities and thermal conductivities played a major role in the power 
consumption as well as the resistance values of the three multi-level states in 
these dual PCM multi-level devices. 
 Chapter 5 demonstrates an improved PCRAM structure, using the results 
from the previous chapters, with a two-bit switching functionality. This two-bit 
device consists of a triple-PCM structure separated by SiN thermal barrier layers. 
The PCM layers can selectively amorphize to form 4 different resistance levels 
(“00,” “01,” “10,” and “11”) using respective voltage pulses. Electrical 
characterization was extensively performed on these devices. Thermal analysis 
was also done to understand the physics behind the phase changing characteristics 
of the two-bit memory devices. The melting and crystallization temperatures of 
the PCMs play important roles in the power consumption of the multi-level 
devices. The electrical resistivities and thermal conductivities of the PCMs and 
the SiN thermal barrier are also crucial factors contributing to the phase changing 
behaviour of the PCMs in the two-bit multi-level PCRAM device. Future 
implementation of more bits in the PCRAM device, using a similar structure as a 
baseline is also discussed. 
 Chapter 6 discusses the physics behind the resistance drifting phenomenon 
occurring in the two-bit, triple-PCM device (previously explored in Chapter 5). 
The resistance drifting phenomenon was investigated through electrical 
measurements at various temperatures. Comparisons between the conventional 
single-layered PCM device and the triple PCM device were made. The resistance 
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drift exponent was found to be at least an order lower in the triple-layered PCM 
two-bit device as compared to the conventional single-layered PCM device. The 
structural difference of the triple-layered PCM device and the single-layered PCM 
device was believed to have played a crucial role in the improvement of resistance 
drifting in PCRAM devices. 
 Finally, the main contributions in each chapter of this thesis are 




Chapter 2  
 
Multi-level dual layered Phase Change 




 Multi-level phase change random access memory (PCRAM) devices have 
been previously realized by programming intermediate resistance states of the 
phase change layer in a conventional PCRAM cell [45]-[49], [51]. The phase 
change layer in a conventional PCRAM device may take either the amorphous 
(high resistance) or the crystalline (low resistance) state.  Intermediate resistance 
states may also be programmed, in which the phase change layer has both 
amorphous and crystalline domains, i.e. it is partially amorphized.  These 
intermediate states differ in resistance values according to the degree of 
amorphization or the domain size of the amorphous region in the phase change 
layer.  This method of obtaining multi-level characteristics in PCRAM devices, 
however, suffers from the phenomenon of resistance drifting [45]-[49], [51].  
Resistance drifting occurs when the resistances of the intermediate states increase 
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after the writing process, over a short period of time (~ 10
3
 s) [45].  This means 
that the stability of the programmed intermediate states is poor, as the resistance 
value of a particular intermediate state might potentially overlap with that of the 
next higher resistance states.  The poor stability of intermediate states has 
prompted researchers to find better alternatives to obtain multi-level resistance 
states in PCRAM devices. 
 In this Chapter, a new multi-level PCRAM device design with a phase 
change material stack comprising two Ge2Sb2Te5 (GST) layers separated by a 
thermal insulating Ta2O5 barrier layer was investigated.   Fig. 2.1 (a) shows a 
schematic of the multi-level PCRAM device fabricated in this work [51].  The 
bottom phase change material (PCM) layer was undoped GST while the top PCM 
layer was nitrogen-doped GST (NGST). The Ta2O5 barrier layer isolates heat and 
allows for the device to undergo selective switching. The thermal barrier layer, 
however, should not be the only line of defense for PCRAM device to undergo 
selective switching. By doping the top GST layer with Nitrogen the properties of 
the top PCM layer changes (i.e. Melting and crystallization temperatures as well 
as thermal and electrical properties). Hence, selectively switching the PCM layers 
in the dual-layered PCRAM device becomes easier to control. Electrical 
characterization was done on these devices to demonstrate multi-level data 
storage in each memory cell.  The second part of this Chapter examines the 
physical mechanism of the multi-level PCRAM device operation.  Thermal 





Fig. 2.1. (a) Schematic of the multi-level dual-layered PCM device fabricated. (b) 
TEM image of the Ta2O5 barrier layer (1.5 nm) sandwiched between the NGST and 
undoped GST layers in the multi-level PCRAM cell.  
 
2.2 Device Fabrication 
 Devices were fabricated to study the multi-level behavior of the dual 
layered PCM stack structure shown in Fig. 2.1 (a).  
 Four-inch Si substrates with 1 m thick thermal silicon dioxide (SiO2) 
were used as starting substrates. A 200 nm thick titanium tungsten (TiW) bottom 
electrode was then deposited. Active area pores with a 1 m diameter were then 
formed in a 100 nm thick SiO2 isolation layer. A dual-layered phase change 





















stack was deposited without breaking vacuum. This stack consisted of 25 nm of 
undoped GST, followed by a 1.5 nm thick Ta2O5 layer, and a further 25 nm of 
NGST. This phase change material stack was then immediately capped with 10 
nm of TiW without breaking vacuum. This was done to prevent the GST and 
NGST layers from oxidizing upon exposure to oxygen as it may have adverse 
effects on the device performance. The NGST layer was deposited by sputtering a 
composite GST target in an N2/Ar ambient. The conditions used to deposit the 
NGST layer was similar to that done in the work of L. W.-W. Fang et al. in Ref. 
52. The nitrogen concentration in the NGST layer is 3.5 atomic percent, as 
determined by X-ray photoelectron spectroscopy (XPS) [52]. The best endurance 
and the lowest Reset current were achieved with 3.5 atomic percent doping 
concentration of Nitrogen [50]; thus, the nitrogen concentration was kept constant 
throughout all the experiments in this thesis. 
 100 nm of dielectric (SiO2) was later deposited and patterned. The device 
fabrication was completed with the deposition of the top electrode where 200 nm 
of TiW was deposited and patterned. A 365 nm lithography tool was used in all of 
the patterning steps, while a DC magnetron sputtering tool was used for the 
deposition of the TiW, SiO2, GST, NGST and Ta2O5 layers. Figure 2.1 (b) shows 
the transmission electron microscopy (TEM) image of the dual PCM stack 






2.3 Results and Discussion 
 The fabricated dual layer PCM stack devices underwent extensive 
electrical characterization. The read voltage was kept constant at 0.2 V and a 
current compliance of 0.01 A was employed for all electrical measurements. 
Thermal analysis was also used to examine the physics behind the multi-level 
switching mechanism of these devices.  
2.3.1 Electrical characterization 
 The three distinct resistance states are seen in the Resistance-Time plot in 
Fig. 2.2. The instances at which Reset or Set pulses were applied are indicated by 
the arrows in the plot.   The State II Reset pulse (4 V, 10 ns) switches the device 
to State II (intermediate resistance state), the State III Reset pulse (6 V, 10 ns) 
switches the device to State III (highest resistance state), and the State I Set pulse 
(1.5 V, 800 ns) switches the device to State I (lowest resistance state).  These 
pulses switch the device to its respective state independent of its previous state, 
i.e. the device switches to State II once the State II Reset pulse is applied 
regardless if the device was in State I or State III prior to the application of the 
pulse.  The resistance level after each switching event remains fairly constant till 
the next switching event (as indicated by the horizontal dashed lines).   
 All three states in the multi-level PCRAM cell are distinct and the 
resistance windows between each consecutive state is roughly an order of 




Fig. 2.2. Resistance-Time plot demonstrating the three distinct multi-level 
resistance states for one particular PCRAM device.  The states are denoted as State I, 
State II, and State III.  The horizontal dashed lines indicate the resistance levels of the 
respective states.  The Reset and Set pulses used to trigger the switching of states in the 
cell are denoted by the arrows.  Resistance values are regularly sampled or read in 
between switching events. Each read event is plotted as a circle symbol. 
 
many writing cycles.  This shows the reproducibility of the three states in the 
multi-level PCRAM cell.  The pulse voltages and conditions are unique to each 
device.  The resistances of the three states can be simplified by the following 
equations: 
State I    -               
         2          
        
                    ,           (2.1) 
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State II  -                
          2          
        
                    ,          (2.2) 
State III  -               
           2          
        
                    ,        (2.3) 
where Rtotal represents the total resistance in each state, RTiW represents the 
resistance of the top or bottom electrode,     
 
 and     
 
 represent the amorphous 
and poly-crystalline resistances of GST respectively,      
 
 and      
 
 represent 
the amorphous and poly-crystalline resistances of NGST respectively,        
represents the resistance of the ultrathin Ta2O5 thermal barrier layer, and          
represents the contact resistance.  
 Fig. 2.3 displays the retention characteristics of the same device shown in 
Fig. 2.2. The retention measurement was done at room temperature.  The pulsing 
conditions were similar to that in Fig. 2.2 and are annotated in the graph.  All the 
three multi-level states shown in Fig. 2.3 are stable and do not exhibit the 
resistance drifting phenomenon at room temperature as reported in Ref. 45 to 49 
and 51.  Thus, the multi-level stack structure of this work effectively eliminates 
the problem of resistance drifting in the multi-level states, otherwise apparent in 
PCRAM cells with a single PCM layer [45]-[49], [51].  These stable multi-level 
states also alleviate the problem of overlapping intermediate states and ensure 
ease of multi-bit programming. 
 Fig. 2.4 shows the distributions of the optimal switching conditions of all 
working devices tested in this work. The distribution was obtained for a total of 




Fig. 2.3. Retention characteristics of a multi-level PCRAM device.  The 
measurements were done at room temperature and pressure.  The device used to obtain 
the data was the same as that shown in Fig. 2.2.  The pulsing conditions used to program 
the device in a certain state are annotated in the figure. 
 
tested out to determine the optimum switching pulse condition. For example, each 
device was tested out with several combinations of pulse voltages and pulse 
widths; the combination of pulse voltage and pulse width which allows the device 
to depict the best separation between adjacent resistance states, and have the best 
retention at room temperature at the same time (i.e. showcasing negligible signs 
of resistance drifting), was then deemed to be the optimum pulse condition. If a 
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Fig. 2.4. (a) Distribution of pulse voltages, and (b) distribution of pulse durations, 
used for the respective Set and Reset pulses.  Both distributions show the optimal 
switching conditions of all 18 working devices tested in this work.  The tight distributions 
of the pulse voltages and durations show good uniformity. The legend is shown as a gray 





























































condition with the lowest voltage magnitude was then chosen as the optimum 
pulse condition. The relatively tight distributions of the optimum pulsing voltage 
[depicted in Fig. 2.4 (a)] as well as the optimum duration of the voltage pulse 
[depicted in Fig. 2.4 (b)] show good uniformity of pulse conditions from device to 
device.  
 Fig. 2.5 shows the electrical characteristics of another multi-level PCRAM 
device.  The Set and Reset operations are shown in this graph.  A fixed pulse 
width of 800 ns was used to program the device, which was initialized to the 
completely amorphous state (State III) before each pulse and read operation. The 
intermediate state (State II), distinctly defining the multi-level PCRAM, is clearly 
observed in this Resistance-Voltage plot.  As seen from Fig. 2.5, the resistance 
window between each consecutive state is roughly an order of magnitude.  These 
large resistance windows are desirable for multi-level storage as they allow for 
easier programming of the three distinct states in the multi-level PCRAM cell.  
The setting of the device to State I, and the resetting of the device to State III, go 
through the same intermediate state (State II).  It is important to note here that 
there are two ways in achieving the multi-level behavior in the PCRAM device: 
the crystallization (staircase-down) method and the amorphization (staircase-up) 
method.  The crystallization method would employ the use of an Intermediate Set 
pulse (State II Set Pulse) to set the device from State III to State II. The 
amorphization method, on the other hand, would reset the device to State II using 




Fig. 2.5. Resistance-Voltage curve for a PCRAM device (different from the one in 
Fig. 2.3) showing the Set and Reset operations using a fixed pulse width of 800 ns.  The 
device was initialized to the completely amorphous state (State III) before each pulse and 
read operation. 
 
resistance state to another will be further discussed in the Thermal Analysis 
section of this Chapter. 
 Fig. 2.6 portrays the statistical distribution of the respective resistance 
states, for a different set of 10 measured devices.  This set of devices had all 
undergone similar Resistance-Voltage pulse testing. This plot shows a relatively 
tight distribution of each resistance state, with no overlap between the respective 
states.  Tight resistance distribution is desirable as it also allows for multi-bit 
programming of the multi-level devices without the problem of overlapping



























Fig. 2.6. Statistical distribution of resistance values for each state, for a set of 10 
measured devices [including the device shown in Fig. 2.5]. The normal distribution curve 
of the resistance values are also shown in the plot. This set of devices has undergone the 
Resistance-Voltage pulse testing. 
 
states. 
 Fig. 2.7 shows a DC voltage sweep of a particular multi-level device. This 
device was reset to the completely amorphous state (State III) before the 
measurement was done.  Thus, this DC-sweep shows the I-V characteristics of a 































Fig. 2.7. DC I-V sweep of a particular multi-level PCRAM device.  The red lines 
denote the different gradients corresponding to each multi-level state (annotated in the 
plot).  The changes in gradients are indicated by the dashed lines. 
 
device that was originally in State III.  The change in gradient or resistance 
(indicated by the dashed lines) at threshold voltages of 1.25 V and 1.5 V confirm 
that the resistance jumps from one state to the next.  The three distinct gradients 
(indicated by the red lines) correspond to the respective resistance states in the 
multi-level cell; hence confirming the existence and stability of the multi-level 
states once again. 
 






















2.3.2 Thermal simulation analysis 
 The important properties to consider in investigating the multi-level 
switching mechanism include the melting and crystallization temperatures of both 
the PCM layers (i.e. NGST and GST).  Table 2.1 shows a comparison of the 
melting temperatures TM and the crystallization temperatures TC of NGST and 
GST.  The TC of NGST (180 C) is higher than that of GST (145 C) [53], while 
the TM of NGST (600 C)
 
[54] is lower than that of GST (620 C) [55]. TM and TC 
play an important role in determining the phase of the PCM layers in device 
operation.  
 A voltage pulse generates joule heating within the PCM layers.  A short 
and high voltage pulse melts and quenches a phase change material.  During this 
fast melt-quench process, the temperature in the phase change material exceeds its 
TM and cools down very rapidly.  This results in the phase change material 
becoming amorphous. On the other hand, a longer but smaller voltage pulse 
crystallizes the phase change material.  This is because the temperature in the 
phase change material is between its respective TC and TM.  Enough Joule heat is 
supplied to the phase change material to allow for crystallization without melting 
this PCM layer [56]. 
 To determine the Joule heating mechanism and temperature distribution in 
each PCM layer of the multi-level PCRAM device, a two dimensional finite 
element simulation was performed using ANSYS.  The material properties used in 
this simulation were assumed to be temperature invariant and isotropically 
homogeneous.  The voltage pulse was applied to the top electrode during this 
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Table 2.1. The crystallization temperature TC and the melting temperature TM of the 
phase change materials, nitrogen-doped GST (NGST) with 3.5 % 








Temperature TM (°C) 
b
 
NGST 180 600 
GST 145 620 
a  
Crystallization temperatures are taken from Ref. 53. 
b  
Melting temperatures are taken from Ref. 54-55. 
 
Joule heating simulation.  The thermal transfer process in this simulation follows 
the standard heat conduction equation 
                                  
  
  
 ,              (2.4) 
where   is the gradient operator, k is the thermal conductivity, T is the 
temperature, Q is the Joule heat per unit volume and time,   is the specific heat 
capacity,  is the density and t  is the time [57]. All three voltage pulses were 
simulated to determine the temperature distribution in each PCM layer.  This is 
critical to understand how both the PCM layers change phase with respect to 
typical Set and Reset voltage pulses.  The temperature profile plots in Fig. 2.8 to 
2.11 were extracted from the nodes in the middle of each PCM layer, during each 
voltage pulse.  The temperature contour plots, also presented in these figures, 
show the temperature distribution in the dual-layered PCM stack.  The boundary 
conditions at the top surface of the top electrode and the bottom of the 1 m thick 
SiO2 (on the Si wafer) were set to be at room temperature (27 C).  All 
temperature conditions in the device were also initialized to be at room 
temperature (27 C) before each voltage pulse simulation [57]. 
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 The State II Reset pulse was simulated with a 4 V, 10 ns voltage pulse.  
Fig. 2.8 (a) shows the temperature profile plot of the temperature profiles 
extracted from the two PCM layers (i.e. GST and NGST). During this State II 
Reset pulse, the temperature in the NGST layer momentarily exceeds its TM (600 
C).  This means that the NGST layer amorphizes due to the fast melt-quench 
process.  The temperature in the GST layer, on the other hand, rises to about 250 
C, which is in between both its TC and TM.  The GST layer, thus, changes phase 
to become poly-crystalline.  Fig. 2.8 (b) shows the temperature contour plot 
during this State II Reset pulse, in the entire NGST/Ta2O5/GST stack, at the 
instant when the peak temperature was attained.  From this plot, it can be deduced 
that most of the NGST layer becomes amorphous, while a portion of the GST 
layer (bounded by the 145 C contour line) remains fairly poly-crystalline.  The 
coexistence of both the amorphous NGST and the poly-crystalline GST forms the 
intermediate state (State II).  The existence of State II is essential in a multi-level 
PCRAM device as it defines the multi-level characteristics of the cell.  Another 
point to note is that the State II Reset pulse allows the device to switch to State II 
regardless of the previous state of the multi-level device.  Since the temperatures 
of the NGST would be higher than its TM (600 C), while that of GST would be in 
between its TC (145 C ) and TM (620 C), the PCRAM device would always be 
programmed to State II once the State II Reset Pulse is applied. 
 The Intermediate Set pulse (State II Set Pulse) was simulated with a 1 V, 
400 ns voltage pulse. The temperature profiles of GST and NGST are shown in 




Fig. 2.8. (a) Temperature versus time profile, and (b) Temperature contour plot of 
a simulated device undergoing the State II Reset Pulse, at the instant when the 
temperatures in the PCM stack were at their peak levels.  The pulsing condition used was 
10 ns, 4 V.  The temperature versus time profiles were extracted at nodes in the middle of 
the NGST (blue) and GST (maroon) layers. 


























































Fig. 2.9. Temperature versus time profile of a simulated device undergoing the 
Intermediate Crystallization Pulse. The pulsing condition used was 400 ns, 1 V. The 
temperature versus time profiles were extracted at nodes in the middle of the NGST 
(blue) and GST (maroon) layers. 
 
that of NGST does not exceed its respective TC (180 C).  This means that NGST 
layer remains in its amorphous state while the GST layer crystallizes. However, 
unlike the State II Reset pulse which switches the device to State II regardless of 
the previous state, the State II Set pulse can only switch the device to State II 
from State III. This is because the temperature in the NGST layer does not exceed 
its TM (600 C) for it to amorphize during the State II Set pulse.  Thus, when the 
device is in State I and the NGST layer remains poly-crystalline. The State II Set 



























pulse would, hence, not be able to switch the device to State II as the temperature 
within the NGST layer does not exceed its TM. 
 The State III Reset pulse was simulated with a 6 V, 10 ns voltage pulse.  
The temperature profiles of GST and NGST, shown in Fig. 2.10 (a), exceed their 
respective TM during this State III Reset Pulse.  This means that the higher voltage 
used in the State III Reset pulse provides enough Joule heat to both the NGST and 
GST regions.  This ensures that both the PCM layers undergo the fast melt-
quench process to form amorphous regions.  The contour plot in Fig. 2.10 (b) 
further illustrates the temperature distribution in both the PCM layers during the 
peak temperature.  It is evident from this contour plot that almost the entire NGST 
layer (bounded by the 600 C contour line) becomes amorphous.  This is due to 
the fact that almost the entire NGST region exceeds its TM (600 C). This large 
region of amorphous NGST, as seen in Fig. 2.10 (b), contributes to the high 
resistances seen in the PCRAM devices programmed to State III.  Also suggested 
by the contour plot is that roughly half of the GST region (bounded by the 620 C 
contour line) is expected to become amorphous.  The combination of both the 
amorphous NGST and GST layers forms the highest resistance state (State III). 
 The State I Set pulse was simulated with a 1.5 V, 400 ns voltage pulse. 
Fig. 2.11 (a) shows the temperature profile plots of both the NGST and GST 
layers during this State I Set pulse.  The temperature profile plot of NGST reaches 
a peak temperature of about 480 C.  This is in between NGST‟s TC (180 C) and 
TM (600 C).  The temperature profile plot of GST reaches a peak temperature of 




Fig. 2.10. (a) Temperature versus time profile, and (b) Temperature contour plot of 
a simulated device undergoing the State III Reset Pulse, at the instant when the peak 
temperature was attained.  The pulsing condition used was 10 ns, 6 V.  The temperature 




























































Fig. 2.11. (a) Temperature versus time profile, and (b) Temperature contour plot of 
a simulated device undergoing the Set Pulse, at the instant when the peak temperature in 
the PCM stack was attained.  The pulsing condition used was 400 ns, 1.5 V (since most 
optimized devices have pulse conditions in the range of 400 to 800 ns)  The temperature 




























































Hence, the Joule heating in both the PCM layers is high enough to allow for 
spontaneous crystallization without undergoing the fast melt-quench process.  Fig. 
2.11 (b) shows the temperature contour of the GST stack during this State I Set 
pulse.  The bulk of the NGST layer (bounded by the 180 C contour line) 
becomes poly-crystalline.  Partial crystallization is also seen in the GST layer 
(bounded by the 145 C contour line).  The combination of these two poly-
crystalline layers form the lowest resistance state, State I. 
 The thermal conductivity of the barrier layer (Ta2O5) in the GST stack is a 
very important parameter that affects the switching mechanism of the multi-level 
PCRAM cell.  Fig. 2.12 shows the thermal conductivities of both GST and Ta2O5.  
The thermal conductivity of ultrathin Ta2O5 is approximately 0.026 W/mK [58]. 
This is about an order of magnitude lower than that of GST (0.3 W/mK) [59]. 
This means that the ultrathin Ta2O5 layer acts as a thermal barrier which isolates 
the GST layer especially during the State II Reset pulse, where it is crucial for 
both the amorphous NGST and poly-crystalline GST to coexist to form the 
intermediate state, State II. The thermal conductivity of NGST is also included in 
Fig. 2.12 for reference. 
 Another parameter which affects the performance of the multi-level device 
is the electrical resistivities of GST and NGST. As seen in Fig. 2.12, NGST‟s 
electrical resistivity (~ 140 m) is about an order higher than that of GST 
(5.88m) [60]. This difference in resistivities also accounts for the difference in 
resistance values of the respective states. The greater the jumps from one 




Fig. 2.12. Plot of the thermal conductivity (k) and the electrical resistivity (e) of 
the phase change materials (NGST and GST) and barrier layer (Ta2O5) used in this work 
[58]-[60].  The lower thermal conductivity of Ta2O5 with respect to GST, coupled with 
the difference in electrical resistivities of both NGST and GST, contribute to the 
formation of the intermediate state. These thermal conductivities and electrical 
resistivities of the respective materials were also used to obtain the simulation curves and 
contour maps in Fig. 2.8 – Fig. 2.11. 
 
relatively large difference in resistivities is essential in establishing good 
resistance windows between consecutive states. 
 The overall schematic of the multi-level switching mechanism is shown in 
Fig. 2.13. The State II Reset pulse switches the device to State II where the 
partially amorphized NGST layer and a poly-crystalline GST layer co-exist; 





































Fig. 2.13. Schematic showing the transition from one state to another.  State I has 
the lowest resistance while State III the highest resistance.  The Set and Reset pulses 
switch the device to the respective states independent of the previous state of the multi-
level device. 
 
switches the device to State III where both the NGST and GST layers amorphize 
to form the highest resistance state.  Finally, the State I Set pulse switches the 
device to State I where the NGST and GST layers crystallize to form the lowest 
resistance state.  It is important to note that these pulses switch the device to the 
respective state regardless of the previous state the device was in.  As such, the 
State II Set pulse was not shown in this overall schematic as the State II Reset 
Pulse is a better pulsing option which switches the device to State II irrespective 
of the previously programmed state of the multi-level device.  As indicated in Fig. 
2.13, the State II Reset pulse could be applied to the device in either State I or III 































applied to the device in either State I or II to switch the device to State III; and 
finally, the State I Set pulse could be applied to the device in either State II or III 
to switch it back to State I.  This independent nature of the multi-level switching 
enables the PCRAM devices to be programmed with ease, without having to go 
through the States in any particular order. 
 
2.4 Summary 
 A multi-level PCRAM device was fabricated using a multi-layer phase 
change material stack.  This stack consisted of NGST and GST layers 
sandwiching a Ta2O5 barrier layer. Electrical characterization was performed to 
demonstrate the multi-level resistance behavior. Resistance windows of at least 1 
order of magnitude between consecutive states were achieved. The stability and 
reproducibility of the multi-level states indicate that these PCRAM devices are 
suitable for multi-bit high density storage.  The voltage pulses used to switch the 
device to a respective state were found to be independent of the previous state of 
the device.  Thermal analysis was also performed to better understand the 
mechanism of the multi-level switching phenomenon.  The feasibility of these 
multi-level PCRAM devices as well as the physics behind the multi-level 
switching abilities of these devices were also demonstrated. 
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Chapter 3  
 
Multi-level Phase Change Memory Devices 
with Si3N4 or Ta2O5 Barrier Layers 
 
3.1 Introduction 
 In the previous Chapter, a multi-level phase change random access 
memory (PCRAM) cell design with a phase change material stack comprising two 
Ge2Sb2Te5 (GST) layers separated by a thermal insulating Ta2O5 barrier layer was 
realized [61].  Three different resistance levels were achieved using this structure. 
Typically, a reset pulse amorphizes the phase change material (PCM) layer to a 
higher resistance state and a set pulse crystallizes the PCM layer to a lower 
resistance state.  In this structure, three different voltage pulses were used to 
switch the device from state to state.  The first Reset pulse only amorphizes the 
top NGST layer, keeping the bottom GST layer crystalline; this selective 
amorphization process forms the intermediate resistance state (State II).  The 
second Reset pulse completely amorphizes both the PCM layers to form the 
highest resistance state (State III).  The Set pulse completely crystallizes both the 
PCM layers to form the lowest resistance state (State I).  The ability to selectively 




Fig. 3.1.  (a) TEM image of a dual-layered PCRAM multi-level device with Ta2O5 
barrier layer (as deposited). (b) TEM image of another dual-layered PCRAM device after 
undergoing 500 cycles of endurance testing. The Ta2O5 barrier layer has 
diminished/disintegrated. 
behavior of the PCRAM device reported in Ref. 61.  The tri-state multi-level 
switching mechanism for a PCRAM device with PCM layers insulated by a Ta2O5 
barrier layer was also examined and analyzed through various electrical and 

























devices with the Ta2O5 barrier layer had low endurance. Fig. 3.1 (a) shows the 
cross-sectional transmission electron microscopy (TEM) image of a device with 
the Ta2O5 barrier layer (as deposited), while Fig. 3.1 (b) shows the TEM image of 
another device (previously fabricated) after it had undergone 500 cycles of 
switching. The diminished/disintegrated barrier layer in the middle of the device 
may have been due to the Ta2O5 barrier layer reacting with the PCMs at high 
temperature (i.e. during the State III Reset pulse) during the switching process.  
Hence, to improve the electrical characteristics (i.e. endurance) of the multi-level 
PCRAM devices based on the working principles of thermal isolation of phase 
change layers and selective amorphization, other thermal barrier layer materials 
should be investigated. 
 In this Chapter, multi-level PCRAM devices with Ge2Sb2Te5 layers 
separated by a Si3N4 (SiN) barrier layer were fabricated, and compared with 
devices having a Ta2O5 barrier layer.  The effects of the different dielectrics (i.e. 
SiN and Ta2O5) on device performance were examined.  A constant barrier layer 
thickness of 1.5 nm was employed.  Electrical and thermal analyses were then 
performed to understand how the differences in electrical resistivities as well as 
thermal conductivities contribute to the differences in device characteristics. 
 
3.2 Device Fabrication 
 Four-inch Si substrates with a 1 m thick thermally grown silicon dioxide 




Fig. 3.2. The process flow for device fabrication in this Chapter. (a) Bottom 
electrode formation (200 nm of TiW). (b) 1 m pore definition after deposition of 100 
nm of  SiO2 dielectric. (c) GST stack deposition with a 10 nm TiW capping layer. (d) 
100 nm dielectric deposition. (e) Top metallization (200 nm of TiW). (f) TEM image of 
NGST and GST phase change materials sandwiching a SiN barrier layer. 
 
electrode) was first deposited on the SiO2-on-Si wafer.  A circular contact hole 
with a 1 m diameter was then defined in a 100 nm thick SiO2 isolation layer.  
This was followed by the deposition of a stack of phase change materials (dual 












































followed by a 1.5 nm SiN layer, and 25 nm of nitrogen-doped GST (NGST) at the 
top.  The entire dual PCM stack was deposited by sputtering.  GST and NGST 
were formed by sputtering a GST composite target in Ar ambient and in N2/Ar 
ambient, respectively.  For NGST, the nitrogen concentration was 3.5 at. %, as 
determined by X-ray photoelectron spectroscopy (XPS) studies [52].  The 
ultrathin SiN layer was deposited by sputtering a SiN composite target in Ar 
ambient.  Right after the deposition of the NGST/SiN/GST stack, a 10 nm TiW 
capping layer was then deposited in the same sputter chamber without breaking 
vacuum.  The TiW capping layer ensures that the NGST surface of the dual PCM 
stack does not get oxidized, as this could have adverse effects on the device 
performance.  A 100 nm layer of SiO2 dielectric was then patterned and 
deposited.  Finally, top electrode metallization was performed by depositing and 
patterning 200 nm of TiW. 
 Fig. 3.2 (a) – (e) are schematic diagrams illustrating the key process steps 
in this work. Fig. 3.2 (f) shows the cross-sectional transmission electron 
microscopy (TEM) image of the NGST/SiN/GST stack.  The SiN dielectric layer 
in the dual PCM stack can be observed. 
 
3.3 Results and Discussion 
 Extensive electrical characterization was performed on the multi-level 
PCRAM multi-level devices with the SiN barrier layer and compared with those 




Fig. 3.3. Resistance-Time plot showing the three states in the multi-level PCRAM 
devices with SiN and Ta2O5 (different from that shown in Chapter 2) barrier layers.  The 
respective states are also annotated in the plot. The state II reset pulse was optimized at 4 
V and 10 ns, the state III reset pulse was optimized at 6 V and 10 ns, and the state I set 
pulse was optimized at 1.5 V and 800 ns. The instances at which the respective pulses 
were applied are indicated by the blue arrows.  Resistance values are regularly sampled 
or read in between switching events. Each read event is plotted as either a square or 
triangle symbol. 
 
all electrical measurements at 0.2 V.  These electrical measurements were 
performed at an ambient temperature of 27 C. Thermal analysis was also 
performed to investigate the thermal efficiency of each barrier layer. 
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State III Reset Pulse





























3.3.1 Electrical characterization 
 Fig. 3.3 is a Resistance-Time plot which shows the three distinct multi-
level states (State I, State II and State III) in both the multi-level devices with SiN 
and Ta2O5 barrier layers.  The three pulses used to switch the devices from one 
state to another for both types of multi-level devices are similar. The state II reset 
pulse was 4 V and 10 ns, the state III reset pulse was 6 V and 10 ns, and the state I 
set pulse was 1.5 V and 800 ns. The state II reset pulse switches the device to the 
intermediate resistance state (State II), the state III reset pulse switches the device 
to the highest resistance state (State III), and the state I set pulse crystallizes the 
device to form the lowest resistance state (State I) [61]. It is evident that the 
PCRAM device with the SiN barrier layer shows higher resistance values for each 
respective state as compared to the device with the Ta2O5 barrier layer.  
Moreover, the resistance window between State II and State III is much larger for 
the multi-level device with the SiN barrier layer.  The generally higher resistance 
values of the device with the SiN barrier layer as compared to that with the Ta2O5 
barrier layer could be attributed to the fact that ultra thin SiN has a larger 
electrical resistivity than Ta2O5 as seen in Table 3.1.  Table 3.1 compares the 
electrical resistivities and thermal conductivities of the barrier layers used in this 
work. The electrical resistivities and thermal conductivities of both the GST and 
NGST affect the switching mechanism of the multi-level cell, as explained in the 
previous Chapter. These values are also included in Table 3.1 for reference. 
 Fig. 3.4 shows the I-V plots of the multi-level devices with both the SiN 
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References for the electrical resistivity and thermal conductivity values are indicated in 
the table. 
 
V curve correspond to the three multi-level resistance states of each device.  The 
difference in the threshold switching voltages (indicated by the dashed lines) of 
the multi-level devices with both the SiN and Ta2O5 barrier layers can be 
attributed to the difference in resistivities of the dielectrics. The electrical 
resistivity of Ta2O5 is lower than that of SiN (from Table 3.1), thus accounting for 
the higher threshold switching voltages of the devices with the SiN barrier layer. 
 Fig. 3.5 (a) illustrates the Reset operation of one of the multi-level devices 
with a SiN barrier layer (S-curve).  The device was set back to the completely 
crystalline phase (State I) before each reading.  The measurements were 
performed with a constant pulse width of 10 ns.  The resistance window between 




Fig. 3.4. DC I-V sweeps of both types of multi-level devices with SiN and Ta2O5 
barrier layers. The threshold switching voltages for each device are indicated by the 
dashed lines. The respective states are annotated in the plot. 
 
times.  A larger window is desirable for multi-level storage as it allows for easier 
programming of the respective multi-level states.  Fig. 3.5 (b) shows a 
comparison between the Set and Reset operations (U-curves) of both types of 
multi-level devices with Ta2O5 and SiN barrier layers.  In this case, the devices 
were reset to the completely amorphous state (State III).  The measurements for 
the U-curve were performed with a constant 800 ns pulse duration.  It is evident 
that both types of devices have good resistance windows between consecutive 
states.  The resistance value for each respective state is shifted up by about an  

























Fig. 3.5. (a) Reset curve (S curve) of a typical multi-level phase change memory 
cell with a SiN barrier layer using a fixed pulse width of 10 ns.  The device was 
initialized to the completely crystalline state (State I) before each pulse and read 
operation. (b) Set curves (U curves) of multi-level devices with both SiN and Ta2O5 
barrier layers, using a fixed pulse width of 800 ns. The devices were initialized to the 
completely amorphous state (State III) before each pulse and read operation. 
















































Fig. 3.6. (a) Endurance cycles of both types of multi-level devices with SiN and 
Ta2O5 barrier layers, and (b) the complete endurance cycle of the same multi-level device 
with the SiN barrier layer. 





































































order of magnitude for the device with the SiN barrier layer.  As mentioned 
before, the difference in electrical resistivities could be the underlying 
contributing factor for this upward shift in resistance values for the multi-level 
device with the SiN barrier layer.  
 Fig. 3.6 (a) shows the endurance cycling of the multi-level devices with 
both the Ta2O5 and SiN barrier layers.  It is clear that the device with the SiN 
barrier layer has better endurance than its counterpart with the Ta2O5 barrier layer, 
which fails after 400 cycles.  Fig 3.6 (b) further shows the endurance of the same 
device with the SiN barrier layer for 10
4
 cycles.  It is evident, from the much 
longer endurance cycles, that the device with the SiN barrier layer has a good 
potential of displaying high endurance in multi-level PCRAM cells. This ensures 
that the multi-bit memory has a long lifetime and the information stored is not 
lost.  
 Through these electrical measurements, it is clear that the devices with the 
SiN barrier layer fair as well as their counterparts with the Ta2O5 barrier layer, in 
terms of multi-level state stability and reproducibility, as well as good resistance 
windows between consecutive multi-level states.  However, in terms of durability, 
the devices with the SiN barrier layer show better potential than those with the 
Ta2O5 barrier layer.  Another important point to note is that the devices with the 
SiN barrier layer require a generally higher voltage pulse for switching, as seen 
from the higher threshold switching voltages in Fig. 3.4.  Thermal analysis was 
performed to understand the physics behind the higher power consumption of the 
multi-level devices with the SiN barrier layer. 
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3.3.2 Thermal simulation analysis 
 A two-dimensional finite element analysis was performed using the 
ANSYS simulation software, to obtain temperature profiles of the devices with 
the Ta2O5 and SiN barrier layers.  This analysis was done to compare the amount 
of Joule heat (I
2 R) required, and thereby power consumption, to switch both the 
multi-level device types from state to state.  The material properties used in this 
simulation were assumed to be temperature invariant and isotropically 
homogeneous.  The voltage pulse was applied to the top electrode in the 
simulation. A given pulse condition was used to switch both of the devices to 
each respective state.  This was done to obtain a comparison of the amount of heat 
generated within the PCM layers of each device for a given pulse condition. All 
temperature conditions in the device were also initialized to be at room 
temperature (27 C) before each voltage pulse simulation [68].  
 Thermal isolation is crucial, especially during the state II reset pulse, to 
ensure the coexistence of both amorphous NGST and crystalline GST [61].  Thus, 
the temperature in the GST layer must be above its crystallization temperature TC 
(145 ºC), while that of the NGST layer must be above its melting temperature TM 
(600 ºC), to ensure that this intermediate resistance level (State II) exists [61].  A 
summary of the crystallization and melting temperatures of GST and NGST is 
shown in Table 2.1.  
 Fig. 3.7 (a) and (b) show the temperature contours at peak temperature, 




Fig. 3.7. Temperature contours of the PCRAM multi-level devices with (a) SiN, 
and (b) Ta2O5 barrier layers during the state II reset pulse at peak temperature.  (c) 
Temperature versus time profiles of simulated multi-level devices with SiN (square 
symbols) and Ta2O5 (circle symbols) barrier layers undergoing the state II reset pulse.  
The pulsing condition used was 4 V, 10 ns.  The temperature versus time profiles were 
extracted from nodes with the peak temperature in the NGST (blue) and GST (maroon) 
layers. 
 
barrier layers respectively.  It is clear that the higher temperatures are contained 
within the upper NGST layer.  The peak temperature nodes are also indicated in 






























































































Fig. 3.8. Temperature contours of the PCRAM multi-level devices with (a) SiN, 
and (b) Ta2O5 barrier layers during the state III reset pulse at peak temperature.  (c) 
Temperature versus time profiles of simulated multi-level devices with SiN (square 
symbols) and Ta2O5 (circle symbols) barrier layers undergoing the state III reset pulse.  
The pulsing condition used was 6 V, 10 ns.  The temperature versus time profiles were 
extracted from nodes with the peak temperature in the NGST (blue) and GST (maroon) 
layers. 
 
extracted from peak temperature nodes of both the devices with SiN and Ta2O5.  


























































































that a lower state II reset pulse could still switch the device to State II, thereby 
minimizing power consumption during the switching process. 
 Fig. 3.8 (a) and (b) show the temperature contours at peak temperature, 
during the state III reset pulse (6 V, 10 ns), for both the devices with the SiN and 
Ta2O5 barrier layers respectively. The state III reset pulse typically amorphizes 
both the GST and NGST layers.  This is because the state III reset pulse provides 
enough heat for the melt-quench process, such that the temperatures in both these 
PCM layers exceed their respective TM (620 ºC for GST and 600 ºC for NGST). 
The temperature profile plots in Fig. 3.8 (c) were extracted from peak temperature 
nodes in each PCM layer, during the state III reset pulse of the respective multi-
level devices.  The higher temperature profiles of the PCM layers in the device 
with the Ta2O5 barrier layer is evident, and suggests that the device could switch 
to State III using a lower voltage pulse. 
 Fig. 3.9 (a) and (b) show the temperature contours at peak temperature, 
during the state I set pulse (1.5 V, 400 ns), for the devices with the SiN and Ta2O5 
barrier layers respectively. When the state I set pulse is applied, both the PCM 
layers crystallize as the temperature in each PCM layer is in between its 
respective TC and TM (the TM and TC of GST and NGST can be found in Fig. 3.6).  
Fig. 3.9 (c) shows the temperature profile plots of the state I set pulses applied to 
the respective multi-level devices. The temperature profile plots were extracted 
from peak temperature nodes in each PCM layer. The profile plots of both devices 




Fig. 3.9. Temperature contours of the PCRAM multi-level devices with (a) SiN, 
and (b) Ta2O5 barrier layers during the state I set pulse at peak temperature.  (c) 
Temperature versus time profiles of simulated multi-level devices with SiN (square 
symbols) and Ta2O5 (circle symbols) barrier layers undergoing the state I set pulse.  The 
pulsing condition used was 1.5 V, 400 ns.  The temperature versus time profiles were 
extracted from nodes with the peak temperature in the NGST (blue) and GST (maroon) 
layers. 
 
the Ta2O5 barrier layer is very slightly higher than that of the device with the SiN 



























































































 As the reset pulse has a voltage level that is generally higher than that of 
the set pulse, the reset pulse conditions are important in determining the device 
power consumption. From these temperature plots we can gather that the devices 
with the Ta2O5 barrier layer can be switched to a different state using lower 
voltage pulses as compared to those with the SiN barrier layer, due to the higher 
temperature profiles of the device with the Ta2O5 barrier layer for a given pulse 
condition.  This is related to the higher thermal conductivity of the SiN dielectric 
compared to that of the Ta2O5 dielectric (see Table 3.1). The lower thermal 
conductivity of the Ta2O5 dielectric coupled with its lower electrical resistivity 
allows the devices with the Ta2O5 barrier layer to experience better thermal 
isolation using a lower voltage pulse.  This translates to lower power consumption 
for devices with the Ta2O5 barrier layer as compared to those with the SiN barrier 
layer, at a thickness of 1.5 nm. 
 
3.4 Summary 
 A comparative study was performed between PCRAM devices with SiN 
and Ta2O5 barrier layers.  The barrier layer thickness was kept constant at 1.5 nm.  
Although multi-level devices with the SiN barrier layer showed better endurance, 
multi-level devices with the Ta2O5 barrier layer had better thermal isolation at 
lower voltage pulses and required less power for multi-level switching.  A thinner 
SiN barrier layer (< 1.5 nm) could be employed to lower the pulsing voltages of 
multi-level PCRAM devices, thereby lowering device power consumption. 
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Chapter 4  
 
Effect of Top Stack Materials on the 




 In the previous Chapters, a novel phase change random access memory 
(PCRAM) comprising two layers of phase change material (PCM), i.e. dual-
layered PCM stack, was proposed for multi-level storage [51], [70]. While the 
multi-level device reported previously appears to be promising, its power 
consumption, resistance windows between consecutive states, endurance, as well 
as the retention capabilities needs to be further improved. 
 In this Chapter we report a comprehensive and extensive study of three 
types of multi-level PCRAM devices having a dual-layered PCM stack as well as 
a brief overview on the switching mechanics of these devices that were explored 
in our previous works [51], [70]. Fig. 4.1 (a) shows the cross-section of the dual-
layered PCM device structure used in this Chapter. The top PCM layer was varied 
and selected from the group of Ag0.5In0.5Sb3Te6 (AIST), Ge1Sb4Te7 (GST147), 
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and NGST (nitrogen-doped Ge2Sb2Te5). These top PCM layer materials were 
chosen because of their different crystallization temperatures, melting 
temperatures, thermal conductivities as well as electrical resistivities. The 
different electrical resistivities of the top PCM layers could potentially affect the 
resistance windows between consecutive states. The thermal conductivities of the 
top PCM layers could affect the heat flux within the respective PCM layer, 
thereby affecting the volume of PCM being subjected to the Joule heating 
mechanism. The difference in the melting and crystallization temperatures of the 
top PCM layers also affect the selective switching capabilities of the dual-layered 
PCRAM devices. AIST and GST147 were chosen as the two varying splits 
because of their low melting and crystallization temperatures respectively. The 
bottom PCM layer, Ge2Sb2Te5 (GST), was kept the same in all of the device 
splits. Electrical characterization and statistical analysis were done on these three 
device splits to examine the multi-level storage capabilities of each type of 
device. Differences in device performance of the splits were explained. 
4.2 Device Fabrication 
 Four-inch Si substrates with 1 m thick thermally grown silicon dioxoide 
(SiO2) were used as starting materials.  200 nm of titanium-tungsten (TiW) was 
then deposited and patterned to form the bottom electrode. Active areas with a 1 
m diameter were then formed in a 100 nm thick SiO2 isolation layer. A dual 
PCM stack comprising of two PCM layers separated by an ultrathin dielectric 
layer, as well as a conventional PCM device (shown in Chapter 1) were then 
formed. The dual PCM stack comprised of 25 nm of a bottom GST layer, 1 nm of 
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Si3N4 (SiN), and a further 25 nm of a top PCM layer. The entire PCM stack was 
formed by DC magnetron sputtering without breaking vacuum. Three material 
splits were implemented for the top PCM layer in the dual PCM stack: AIST, 
GST147, and NGST; the device splits are denoted as AIST/SiN/GST, 
GST147/SiN/GST and NGST/SiN/GST, respectively. The NGST layer was 
formed by sputtering GST in N2/Ar ambient and contained 3.5 atomic percent 
(atm. %) of nitrogen as confirmed by X-ray photoelectron spectroscopy (XPS) 
studies [52]. The AIST and GST147 layers were sputtered using composite 
targets. In the case of the conventional PCM device, 50 nm of GST was sputtered 
from a composite target.  
 These dual PCM stack and single-layer GST were then capped with 10 nm 
of TiW to prevent the top PCM layers from oxidizing upon exposure to air as it 
may have adverse effects on device performance. To ensure that the dual PCM 
stack was not oxidized, the entire stack was sputtered without breaking vacuum. 
A 100 nm thick SiO2 dielectric was then deposited and patterned. The fabrication 
process was completed with the top electrode formation by depositing and 
patterning 200 nm of TiW. A 365 nm lithography system was used in all the 
patterning steps. Fig. 4.1 (b) shows a transmission electron microscopy (TEM) 
image of the dual PCM stack in the NGST/SiN/GST split. The sputtered SiN was 
uniform in thickness throughout the wafer, as deduced from electrical 
characteristics of devices across each wafer. Other deposition techniques, such as 





Fig. 4.1. (a) Cross-sectional schematic of a dual PCM multi-level device 
fabricated in this work. The bottom PCM layer for all device splits is GST. The top PCM 
layer was chosen from Ag0.5In0.5Sb3Te6 (AIST), Ge1Sb4Te7 (GST147), or nitrogen-doped 
Ge2Sb2Te5 (NGST). (b) Transmission electron microscopy (TEM) image of a PCM stack 
having the NGST/SiN/GST structure. (c) Key process steps used in this work for 
realizing dual PCM devices. 
 
be used to achieve better thickness uniformity.  Fig. 4.1 (c) summarizes the 
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Fig. 4.2. Resistance-Time plots of (a) the AIST/SiN/GST device split, (b) the 
GST147/SiN/GST device split, and (c) the NGST/SiN/GST device split. The onsets of 
the respective pulses are indicated by the arrows. The different multi-level states for all 
three splits are also annotated in the plot. 
 
4.3 Results and Discussion 
4.3.1 Electrical characterization 
 Fig. 4.2 (a), (b) and (c) show the Resistance-Time plots of the 
AIST/SiN/GST, GST147/SiN/GST, and NGST/SiN/GST device splits, 
respectively. The instances at which the respective Reset or Set pulses were 
applied are indicated by the arrows in Fig. 4.2, and are unique to each device. The 
































































































read voltage was kept constant throughout this study at 0.2 V. A current 
compliance of 0.01 A was set for all DC and programmable pulse measurements 
in this study. The Set and Reset pulses switch the device to a particular state from 
any arbitrary state. This means that the switching to a particular state does not 
depend on the previous state of the device. As seen from the three Resistance-
Time plots, the AIST/SiN/GST device split gives the widest resistance windows 
between consecutive states. The resistance windows between consecutive states of 
the AIST/SiN/GST device split are roughly an order of magnitude. The 
NGST/SiN/GST device split has the next largest resistance window between 
consecutive states, followed by GST147/SiN/GST device split which was less 
than an order of magnitude. A larger resistance window between consecutive 
states is desirable in multi-level devices as it allows for easier and unambiguous 
programming and reading of the respective states. 
 Fig. 4.3 (a), (b) and (c) display the retention characteristics of the same 
three dual PCM devices as in Fig. 4.2, while Fig. 4.3 (d) shows the retention 
characteristics of the conventional PCM device. The pulsing conditions are 
annotated in the plots. The retention study was performed at room temperature. 
The pulsing conditions used for the dual-layered PCM stack devices were similar 
to that in Fig. 4.2. All the dual-layered PCRAM devices and the conventional 
single-layered PCRAM device were reset to State III before the retention 
measurements of State I and II were obtained. The devices were set to State I 
before the retention measurements of State III were obtained. All three multi-level 




Fig. 4.3. Retention plots of the (a) AIST/SiN/GST, (b) GST147/SiN/GST, and (c) 
NGST/SiN/GST device splits. The devices used to obtain the data were the same as in 
Fig. 4.2. The device splits display good retention. (d) Retention plot of single-layered 
PCRAM device programmed to behave like a multi-level device. The drift exponents (v) 
of each state are annotated in the plots. The retention characteristics are poor as compared 
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and do not experience the resistance drifting phenomenon as reported in [45]. 
However, the GST147/SiN/GST device displayed irregularity in the stability of 
State III. The resistance drifting phenomenon [45] is clearly observed in the case 
of the conventional single-layered PCRAM device and the intermediate resistance 
state was not stable as those of the dual PCM devices. The conventional single-
layered PCRAM device programmed in State II consists of mainly amorphous 
GST. Hence, the device is subjected to structural relaxation and stress release, 
resulting in the increase in resistance over time (resistance drift phenomenon). 
The resistance evolution of the states can be described by the resistance drift 
power law (as seen in equation 1.1) [43]. It is evident that the dual PCM devices 
exhibit significantly lower drift exponents for the respective states (< 0.01) as 
compared to their single-layered PCRAM device counterpart. In general, the 
retention characteristics demonstrate the stability of the multi-level states in these 
devices; moreover, overlapping resistance levels which were observed in single 
layer PCRAM devices [45], are not observed here.  
 Fig. 4.4 (a), (b) and (c) are box plots of the inter-device resistance 
variation in State I, State II, and State III, respectively. These box plots were 
obtained from a set of 23 measured devices. The average values of each resistance 
state were recorded and plotted in the box plots. The AIST/SiN/GST devices had 
the smallest resistance values in all three states as compared to the multi-level 
devices with GST147 and NGST as the top PCM layer in the dual PCM stack. 
This can be attributed to the considerably lower resistivities of AIST as compared 




Fig. 4.4. Box plots illustrating the distribution of the average resistances in (a) 


















































































Table 4.1. Thermal conductivities (k) and electrical resistivities () of the PCMs 
and SiN thermal barrier used in this work.  





















Resistivity,     
 (Wm) b 


















 2.25 × 10-5 [80] 3.47 × 10-4 [78] 9 × 10-3 [77] 
a 
References for the thermal conductivities are indicated in the table. 
b 
References for the electrical resistivities are indicated in the table. a values indicate 
electrical resistivity of amorphous  PCM, while c values indicate electrical resistivity of 
poly-crystalline PCM. 
c 
Thermal conductivity value is that of ultrathin SiN (not bulk SiN).  
 
of the PCMs used in this work are listed in Table 4.1. The resistivity (c) of poly-
crystalline AIST is two orders of magnitude smaller than that of NGST, and an 
order of magnitude smaller than that of GST147. This is because the AIST 
material is almost metallic in the poly-crystalline phase. The resistance values of 
State I of the AIST/SiN/GST device split in Fig. 4.4 (a) confirm that the resistivity 




Fig. 4.5. I-V plots of (a) the NGST/SiN/GST dual-layered PCRAM device, and 
(b) the conventional single-layered PCRAM device. The dashed lines indicate the change 
from one resistance state to another in the NGST/SiN/GST device split. The I-V 
measurements for the NGST/SiN/GST dual-layered device split was obtained through a 
DC sweep from 0 V to 6 V. The I-V measurements for the conventional single-layered 
PCRAM device was obtained through pulse measurements. The pulse widths used to 
obtain the I-V plots were 30 ns (circle symbols) and 200 ns (triangle symbols). 
 
GST147 and NGST. The resistivity (a) of amorphous AIST is also smaller than 
those of GST147 and NGST by at least an order of magnitude. In State II and 
State III, the top PCM layers (i.e. AIST, GST147, or NGST) in the multi-level 
devices are amorphized. This accounts for the difference in the resistivities of the 
amorphous top PCM layers [as seen in Fig. 4.4 (b) and (c)]. The resistivities of 
poly-crystalline and amorphous GST147 are almost an order of magnitude lower 
than those of NGST (as seen from Table 4.1). This is again consistent with the 
box plots in Fig. 4.4 (a), (b) and (c). The resistance difference between poly-
crystalline GST147 and poly-crystalline NGST in Fig. 4.4 (a), however, is not as 














































PCMS in Fig. 4.4 (b) and (c). These differences in resistivities explain the 
AIST/SiN/GST device split‟s general trend of having lower resistance values for 
each multi-level state as compared to its GST147/SiN/GST and NGST/SiN/GST 
counterparts. 
 Fig. 4.5 (a) shows the I-V characteristics of the same NGST/SiN/GST 
dual-layered PCM stack device split as in Fig. 4.2 and Fig. 4.3, while Fig. 4.5 (b) 
shows I-V characteristics of the same conventional single-layered PCRAM device 
as in Fig. 4.3. The I-V characteristics of the conventional single-layered PCRAM 
device was obtained through pulse measurements with using 30 ns (circle 
symbols) and 200 ns (triangle symbols) pulse widths. The I-V plot of the dual-
layered PCRAM device was obtained through a DC sweep from 0 V to 6 V. The 
dashed lines indicate the instances at which the NGST/SiN/GST device switches 
from one state to another. As a DC sweep was employed to obtain the I-V plot of 
the NGST/SiN/GST device split, the snap back phenomenon otherwise apparent 
in the conventional single-layered PCRAM device was not observed. The abrupt 
change from one resistance state to another in the dual-layered PCM device, 
however, proves the existence of the three distinct and stable states in the dual-
layered PCRAM device. 
 Fig. 4.6 shows the Set and Reset operations of the same AIST/SiN/GST, 
GST147/SiN/GST and NGST/SiN/GST dual PCRAM devices in Fig. 4.2, 4.3 and 
4.5 (a), as well as the Set and Reset operation of the same conventional single-
layered PCRAM device (labeled as „GST‟ in the plot) in Fig. 4.3 and Fig. 4.5 (b). 




Fig. 4.6. U-curves of the AIST/SiN/GST, GST147/SiN/GST, and NGST/SiN/GST 
device splits as well as the single-layered GST device showing both the reset and set 
operations. The dashed lines indicate the voltage at which the respective device switches 
to a different state. The pulse width was kept constant at 800 ns for the dual layered 
PCRAM devices, whereas the pulse width for the GST device was kept constant at 200 
ns. 
 
are also annotated in the plots. A fixed pulse width of 800 ns was used to program 
the dual-layered PCRAM devices, which were initialized to the highest resistance 
state, State III, before each measurement. A fixed pulse width of 200 ns was used 
to program the conventional device, which was initialized to the completely 
amorphous, high resistance state before each measurement. The plots show that 
there are two ways in achieving the multi-level behaviour in the dual-layered 












































PCRAM devices. One of the ways would be to crystallize the device by applying 
different Set pulses to achieve the intermediate states through set operations     
(Crystallization method) [51]. The other method would be to amorphize the 
device using Reset pulses with different pulse voltage magnitudes to achieve 
similar intermediate resistance states through reset operations (Amorphization 
method) [51]. Since the Amorphization method ensures that the device can be 
switched to a particular state from any arbitrary state, it is a more versatile and 
robust method to switch these devices. Hence, the Amorphization method was 
employed throughout the course of this work. In-depth studies on the two 
switching methods were discussed in the previous Chapters and documented in 
Ref. 51 and 70 written by the author. 
 The three distinct states are clearly visible in Fig. 4.6. The clear distinction 
of the intermediate state (i.e. State II), is the underlying difference between the 
electrical characteristics of the dual-layered PCM stack structure and the 
conventional single-layered PCM device structure. The gradual increase in 
resistance during the resetting process (as indicated in Fig. 4.6) is discontinued at 
the intermediate state, State II, in the case of the dual-layered PCRAM devices 
because of the presence of the SiN thermal barrier layer. The SiN layer ensures 
that State II is stable over a small range of voltages by confining the Joule heat 
within the top PCM layer. However, once a large enough voltage pulse is applied, 
sufficient heat is generated to melt and quench the bottom GST layer, thereby 





Fig. 4.7. Box plots of the optimum pulse voltages used to switch a set of 23 
measured devices during the (a) State II Reset pulse, (b) State III Reset pulse, and (c) 























































































State I Set Pulse
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 The Reset pulse voltages primarily affect the power consumption of these 
devices. Since the Reset pulses are usually higher in magnitude, there is a 
pressing need to tune devices such that they switch at lower Reset pulses, and 
hence, lower the overall power consumption. Fig. 4.6 shows that the 
AIST/SiN/GST (square symbols) and NGST/SiN/GST (triangle symbols) device 
splits switched at lower Reset pulse voltages (indicated by the dashed lines) as 
compared to their GST147/SiN/GST (circle symbols) counterpart. 
 The box-plots in Fig. 4.7 (a), (b) and (c) show the inter-device 
distributions of the optimum Reset and Set pulse voltages for the dual PCRAM 
devices during each of the three pulse events. These distributions were obtained 
from a total set of twenty-three measured devices. Fig. 4.7 (a) shows the 
distribution for the State II Reset pulse. The State II Reset pulse voltages for the 
AIST/SiN/GST and NGST/SiN/GST device splits were generally lower than 
those of the GST147/SiN/GST device splits. This similar trend was observed for 
the State III Reset pulse voltage distribution in Fig. 4.7 (b) as well. The State I Set 
pulse voltage distribution in Fig. 4.7 (c), however, shows the GST147/SiN/GST 
device splits having a generally lower pulse voltage as compared to the 
AIST/SiN/GST and the NGST/SiN/GST multi-level devices. However, as 
mentioned earlier, the Reset pulse voltages require higher voltages as compared to 
the Set pulse voltages. Thus, the Reset pulse voltages, and in particular the State 
III Reset pulse voltage, should be considered when determining the power 




Fig. 4.8. Crystallization (TC) and melting (TM) temperatures of all the PCMs used 
in this work. TM and TC values were obtained from [53]-[55], [71]-[73]. 
 
NGST/SiN/GST device splits require lower power to switch from state to state as 
compared to their GST147/SiN/GST counterparts. 
 The difference in thermal conductivities (k) of the three PCMs (i.e. AIST, 
GST147 and NGST) accounts for the difference in the power consumption of the 
devices. Table 4.1 also shows the thermal conductivities of the respective 
materials used in the fabrication of the dual PCM multi-level stack, while the 


































































of the three PCMs are shown in Fig. 4.8. The thermal conductivity of NGST is the 
lowest among the three top PCMs used in the dual PCM stack. Thus, the heat is 
confined more effectively within the NGST layer during the State II Reset pulse, 
especially since the SiN dielectric acts as a thermal barrier with very low thermal 
conductivity (0.075 W/mK). This means that a smaller voltage pulse would raise 
the temperature within the NGST to above its melting temperature, thereby 
amorphizing it. This is consistent with Fig. 4.7 (a) and (b) where the pulse 
voltages of the NGST/SiN/GST device split were one of the lowest. AIST has 
roughly the same thermal conductivity as GST147 (indicated in Table 4.1), 
however, the TM of AIST (482 C) is much lower than that of GST147 (607 C). 
Hence, the pulse voltages of the AIST/SiN/GST device split are comparable to the 
pulse voltages of the NGST/SiN/GST device splits and are able to amorphize at 
lower Reset voltages compared to the GST147/SiN/GST device splits. The 
GST147 material has the lowest TC of 123 C. This means that the State I Set 
pulse voltage needed to crystallize the GST147/SiN/GST device splits is lower 
than those of the AIST/SiN/GST and NGST/SiN/GST device splits. This is indeed 
consistent with Fig. 4.7 (c) where the GST147/SiN/GST device splits depict the 
lowest State I Set pulse voltages. 
 Fig. 4.9 displays the endurance characteristics of the three dual PCM 
device splits. It is observed that the AIST/SiN/GST split has the best potential of 
displaying a good endurance as compared to its counterparts. The AIST/SiN/GST 
device split shows very stable resistance states as well as large resistance 




Fig. 4.9. Endurance plots of the (a) AIST/SiN/GST, (b) GST147/SiN/GST, and 
(c) NGST/SiN/GST device splits. The AIST/SiN/GST device split shows the best 
potential for high endurance cycling. 
 
and the GST147/SiN/GST device splits, however, did not last for longer than 10
4
 
cycles. Furthermore, the resistance states in the GST147/SiN/GST and 
NGST/SiN/GST device splits converge to the highest resistance state, State III. 
This shows that the AIST/SiN/GST device split has better endurance than the 
GST147/SiN/GST and NGST/SiN/GST counterparts, while ensuring the 





































































































































4.3.2 Selection of phase change materials for two-bit multi-level devices 
 The AIST/SiN/GST and NGST/SiN/GST devices out-performed their 
GST147/SiN/GST counterparts in terms of large resistance windows between 
consecutive states, lower power consumption for switching between states, good 
retention and potentially higher endurance. AIST and NGST were thus chosen to 
be used alongside GST for two-bit triple-PCM multi-level devices, which will be 
discussed in the following Chapter. 
4.4 Summary 
 Multi-level PCRAM devices were fabricated using a dual PCM stack. This 
dual PCM stack consisted of GST and a top PCM layer sandwiching an ultrathin 
SiN barrier layer. The top PCM layer was varied, using a material selected from 
the group of AIST, GST147 and NGST. Electrical characterization was performed 
and multi-level resistance states were demonstrated in all device splits. This work 
compares the electrical performance of the three different dual PCM multi-level 
devices by having a top PCM layer with varying intrinsic properties. The 
AIST/SiN/GST device split was found to have the best overall device 
performance with large resistance windows between consecutive resistance states, 
low power consumption, good retention capabilities with no resistance drifting, 
and good potential for high endurance. The NGST/SiN/GST device split was 
found to have the next best device performance followed by the 




Chapter 5  
 
Two-bit Multi-level Phase Change Memory 




 The previous Chapters investigated the feasibility of a dual phase change 
material (PCM) structure with a thermal barrier layer in between the two PCM 
layers [51], [70]. Three stable multi-level states were achieved, and the problem 
of resistance drifting was alleviated [45]. The phase changing behaviour of the 
PCMs in the two-bit multi-level device was also investigated, and it was found 
that the PCM layers could be selectively amorphized through the application of a 
voltage pulse (Set or Reset pulses). These studies, though promising, are not 
enough to increase the bit-size of the memory device. Hence, the need for PCM 
devices with more multi-level states to increase the bit size, becomes pertinent. 
 In this Chapter, a phase change random access memory (PCRAM) device 
structure comprising three PCM layers (also known as the triple PCM stack 
structure) is investigated. This work demonstrates the feasibility of a two-bit 
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multi-level device using the triple PCM structure. The electrical performance of 
the multi-level devices and the physics behind the multi-level phase changing 
behaviour of the PCMs were also investigated. 
 
5.2 Device Fabrication 
 Four-inch Si substrates with 1 m thick thermally grown silicon dioxide 
(SiO2) were used as starting substrates. 200 nm of titanium-tungsten (TiW) was 
deposited and patterned as the bottom electrode [Fig. 5.1 (a)]. A 100 nm thick 
SiO2 isolation layer having a 1 m diameter pore was then formed [Fig. 5.1 (b)]. 
The triple PCM stack comprising 22 nm of Ge2Sb2Te5 (GST), 1 nm of Si3N4 
(SiN), 22 nm of nitrogen-doped GST (NGST), 1 nm of SiN, and a further 22 nm 
of Ag0.5In0.5Sb3Te6 (AIST), was deposited and patterned [Fig. 5.1 (c)]. The NGST 
layer was formed by sputtering GST from a composite target in a N2/Ar ambient 
[52]. The NGST had a nitrogen concentration of 3.5 atomic percent (atm. %) as 
determined by X-ray Photoelectron Spectroscopy (XPS) studies [52]. The GST, 
AIST and SiN layers were sputtered using composite targets. This triple PCM 
stack was capped with a 10 nm TiW layer to prevent oxidation of the PCM layers, 
which may lead to poor device performance. A 100 nm thick SiO2 layer was then 
deposited and patterned [Fig. 5.1 (d)]. The top electrode metallization was then 
performed by depositing and patterning 200 nm of TiW [Fig. 5.1 (e)]. A 365 nm 





Fig. 5.1. Process flow for fabrication of PCRAM device having a triple PCM 
structure. (a) Bottom electrode (200 nm of TiW) formation. (b) Active area definition 
after deposition of 100 nm of SiO2 dielectric. (c) Triple PCM stack (from bottom to top: 
22 nm of GST, 1 nm of SiN, 22 nm of NGST, 1 nm of SiN, 22 nm of AIST, 10 nm of 
TiW) formation. (d) 100 nm of dielectric deposition. (e) Top metallization (200 nm of 
TiW). 
 
sputtering tool was used for all the deposition processes. Fig. 5.1 (a) to (e) 











































5.3 Electrical Characterization 
 Fig. 5.2 displays the Resistance-Time plot of a particular two-bit multi-
level PCRAM device. All electrical readings in this plot as well as all the other 
plots in this Chapter, were obtained using a constant read voltage of 0.2 V and 
were performed at room temperature and pressure. A current compliance of 0.01 
A was also set for all DC and programmable pulse measurements in this work. 
The four states are clearly annotated in the plot. State I has the lowest resistance 
value and can also be viewed as being in the „00‟ state in the two-bit device. State 
II („01‟) has the next highest resistance value, followed by State III („10‟), and the 
highest resistance state, State IV („11‟). The two-bit multi-level device switches 
instantaneously at the onset of a voltage pulse. The instants when pulses were 
applied are indicated by the arrows in Fig. 5.2. The State II Reset pulse (20 ns, 3.2 
V) switches the device to State II. The State III Reset pulse (20 ns, 4 V) switches 
the device to State III. The State IV Reset pulse (20 ns, 5 V) switches the device 
to State IV. The State I Set pulse (800 ns, 2 V) switches the device to State I. The 
total resistance (Rtotal) of the device in any state can be written as 
                          Rtotal = Rcontact + 2RSiN + RGST + RNGST + RAIST + 2RTiW ,           (5.1) 
where Rcontact is the contact resistance of both the TiW electrodes, RSiN is the 
resistance of each of the SiN thermal barrier layers in the triple PCM stack, RGST 
is the resistance of the GST layer, RNGST is the resistance of the NGST layer, RAIST 
is the resistance of the AIST layer, and RTiW is the resistance of each of the 




Fig. 5.2. Resistance-time plot showing the four states in a two-bit multi-level 
PCRAM device. The onset of the Reset and Set pulses are indicated by the vertical 
arrows. The resistance states (I, II, III, IV) are also annotated in the graph. The State II 
Reset Pulse was 20 ns 3.2 V, the State III Reset Pulse was 20 ns 4 V, the State IV Reset 
Pulse was 20 ns 5V, and the State I Set Pulse was 800 ns 2 V. 
 
process, however, RGST, RNGST and RAIST change with respect to the phase of the 
respective PCMs, thereby changing Rtotal. This change in Rtotal after application of 
the pulses is depicted in Fig. 5.2. 
 The Resistance-Time plot in Fig. 5.2 shows that the pulses switch the 
devices to their respective states from any arbitrary state. This means that the final 
state does not depend on the resistance of the previous state but on the magnitude  














































Fig. 5.3. Retention plots of the same two-bit multi-level device as in Fig. 5.2. The 
measurement was performed at room temperature. The pulse conditions used to switch 
the device to a particular state are also annotated in the graph. The device shows good 
retention for all four states. 
 
and duration of the pulse. It is also important to note at this juncture, that the 
pulsing method employed to switch the devices throughout the course of the work 
was the Amorphization method as it allows for greater versatility to switch from 
one state to another [51]. The resistance windows between consecutive states (i.e. 
the difference in Rtotal between consecutive states) in the device shown in Fig. 5.2, 






































State I (Set using 800 ns, 2 V)
State II (Reset using 20 ns, 3.2 V)
State III (Reset using 20 ns, 4 V)
State IV (Reset using 20 ns, 5 V)
Retention at 27 C
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 Fig. 5.3 displays the retention characteristics of the same two-bit multi-
level device illustrated in Fig. 5.2. The pulsing conditions used to switch the 
device to its respective states are also annotated in the plot. The device shows 
excellent retention capabilities as all four multi-level states do not experience any 
substantial resistance drifting over time. This means that the four multi-level 
states are stable and would not overlap over time, thus ensuring the ease of 
programming of these multi-level states. The drift phenomenon is known to occur 
in PCRAM devices [74], [81]-[82]. This is due to the structural relaxation of the 
amorphous PCM. In multi-level programming of a single-layered PCRAM 
device, this drift phenomenon becomes detrimental to multi-level storage as the 
intermediate resistance levels tend to overlap with the adjacent levels. The 
excellent retention capabilities of this 2-bit PCRAM device could be attributed to 
the intermediate SiN layers. These SiN barrier layers could have greatly reduced 
structural relaxation in the mostly amorphized PCM layers, since there are 
negligible poly-crystalline PCM regions surrounding the amorphous PCM 
regions. 
 The U-curve in Fig. 5.4 shows the set and reset operations of another two-
bit multi-level device. A fixed pulse width of 800 ns and a variable pulse voltage 
(horizontal scale in Fig. 5.4) was used to program the device for each reading. 
Before each reading was obtained, the device was completely reset back to the 
highest resistance state, State IV. All four multi-level states can be distinctly 
differentiated in this Resistance-Voltage plot. The resistance windows between 




Fig. 5.4. U-curve of a two-bit multi-level PCRAM device. The set and reset 
operations are indicated on the graph. The measurements were performed with a constant 
pulse width of 800 ns and the pulse magnitude is shown on the horizontal scale. The 
device was reset back to the highest resistance level (State IV) before each measurement 
or data point was taken. The four multi-level states (State I, II, III and IV) are stable and 
distinct. 
 
observed in Fig. 5.4. This plot also illustrates the two ways in achieving the four 
multi-level states (i.e. the Crystallization method and the Amorphization method). 
The Crystallization method entails setting the device from the highest resistance 
state to the lowest resistance state is attained [51]. A Reset pulse would then be  



































Fig. 5.5. Box plots illustrating the distribution of resistance values for each state 
for a set of 10 measured devices. The devices show tight distributions of resistance values 
for each state. 
 
needed to completely reset the device back to State IV. The Amorphization 
method entails the resetting of the device from State I all the way to State IV and 
then applying a Set pulse to switch the device back to State I [51]. As mentioned 
earlier, the switching of the device from one state to another in this work was 
done through the Amorphization method which uses a variety of Reset pulses to 

































increase the resistance of the device, and a Set pulse to completely set the device 
back to State I. This is because the Amorphization method allows for versatility in 
switching the device from one state from any arbitrary state, whereas the 
Crystallization method involves the switching of the device in sequence (i.e. the 
device can only switch to a particular state from one other state). The multi-level 
phase changing behaviour of the PCMs, using the Amorphization method, will be 
further discussed in Section 5.4 Thermal Simulation and Analysis. 
 Fig. 5.5 portrays the statistical distribution of the respective resistance 
states for a set of 10 measured devices. This plot shows that the resistance values 
in each state are relatively well separated. It can be clearly seen that there are no 
overlaps between consecutive states. This allows for the ease of programming as 
there would be no overlapping states from one device to another. 
 Fig. 5.6 displays the endurance characteristics of another two-bit multi-
level PCRAM device. The four Reset and Set pulses were applied in the following 
order: State II Reset pulse, State III Reset pulse, State IV Reset pulse, and State I 
Set pulse. Each cycle consisted of resistance values recorded after the application 
of the four Reset and Set pulses in the aforementioned sequence. The extrapolated 
endurance plot (dashed lines) shows that the device can last for longer than 10
7
 
cycles while maintaining the large resistance windows between consecutive 
states. This means that the device has the potential for high endurance (i.e. ~10
9
 
cycles). Another important point to note is that the resistance windows between 




Fig. 5.6. Endurance cycles of a two-bit multi-level device (indicated by the data 
points). The dashed lines illustrate the extrapolated endurance of the device to 10
7
 cycles. 
The device shows good potential for high endurance. The resistance states are very stable 
and the resistance windows are consistently large. 
 
between consecutive states throughout the endurance testing. This shows that the 
two-bit device shows potential for use in high-density storage applications. 
 
5.4 Thermal Simulation and Analysis 
 To investigate the two-bit multi-level phase changing behaviour of the 














































PCRAM device was investigated using a two dimensional finite element 
simulation. The material properties used in this simulation were assumed to be 
temperature invariant and isotropically homogeneous. The voltage pulse was 
applied to the top electrode during this Joule heating simulation [57]. The thermal 
transfer process in this simulation follows the standard heat conduction equation 
                   
  
  
 ,            (5.2) 
where   is the gradient operator, k is the thermal conductivity, T is the 
temperature, Q is the Joule heat per unit volume and time,  c is the specific heat 
capacity, ρ is the density and t is the time [31]. All four voltage pulses were 
simulated to determine the temperature distribution in each PCM layer for the 
Amorphization method of switching. Two additional voltage pulses were 
simulated to compare the Amorphization method with the Crystallization method 
of switching. This is critical so as to understand how both the PCM layers change 
phase with respect to typical Set and Reset voltage pulses.  
 The temperature versus time profiles in Fig. 5.7 to 5.11 were extracted 
from peak temperature nodes in each of the PCM layers. The boundary conditions 
at the top surface of the top electrode and the bottom of the 1 μm thick SiO2 (on 
the Si wafer) were set to be at room temperature (27 °C). All temperature 
conditions in the device were also initialized to be at room temperature (27 °C) 
before each voltage pulse simulation. The melting (TM) and crystallization (TC) 
temperatures, as well as the electrical resistivity and thermal conductivity of the 
materials used in the triple PCM stack are included in Table 5.1 for reference. It  
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Table 5.1. The thermal conductivities () and electrical resistivities () of as-
deposited amorphous PCMs and SiN used in this work. Melting temperatures (TM) 
and crystallization temperatures (TC) of the PCMs are also listed. 
Properties GST AIST NGST SiN 
Melting Temperature, TM (°C) 
a
 620 607 600 - 
Crystallization Temperature, TC (°C) 
a
 145 150 180 - 
Thermal Conductivity, (W/mK) b 0.3 0.34 0.17 0.075 




Melting and crystallization temperatures are taken from Ref. 53-55, 72-73. 
b 
Thermal conductivities are taken from Ref. 59, 64-65, 69, 76. Thermal conductivity of 
SiN is that of ultrathin SiN. 
c 
Electrical resistivities are taken from Ref. 60, 62-63, 66, 77, 79-80. The electrical 
resistivity of SiN is that of ultrathin  SiN, and those of the PCMs are those of amorphous 
resistivities. 
 
should also be noted that the respective PCM can only amorphize when the 
temperature rises above its TM in a fast melt-quench process (in the order of tens 
of nanoseconds), whilst the PCM crystallizes once its temperature is in between 
its respective TM and TC for a longer duration (in the order of hundreds of 
nanoseconds). The fast melt-quench process prevents the PCM molecules from 
arranging in an ordered fashion, thus amorphizing the PCM. The longer 
crystallization pulse, on the other hand, allows the PCM molecules to be arranged 




Fig. 5.7. (a) Simulated temperature versus time profiles of a two-bit multi-level 
device undergoing the State II Reset pulse (20 ns, 3 V). The voltage pulse was applied 
from 0 to 20 ns. The temperature profiles (labelled as 1, 2 and 3) were correspondingly 
extracted from nodes in the GST (circle symbols), NGST (triangle symbols) and AIST 
(square symbols) layers. (b) Simulated temperature contour plot of the two-bit multi-level 
device undergoing the same State II Reset pulse, captured at the instant when the peak 
temperatures in the PCMs  are attained. The temperature versus time profiles, in (a), were 
extracted from the nodes labelled 1, 2 and 3. 









































































 Fig. 5.7 (a) shows the simulated temperature versus time profiles during 
and after the application of the State II Reset Pulse (20 ns, 3 V). The curves 
(labeled as 1, 2 and 3) were obtained by plotting the temperatures of the 
correspondingly numbered nodes in Fig. 5.7 (b). These nodes are roughly in the 
middle of each PCM layer in the triple PCM stack. Fig. 5.7 (b), on the other hand, 
shows the simulated temperature contour of the PCM device during the State II 
Reset Pulse. The nodes at which the temperature versus time graphs were 
extracted from [in Fig. 5.7 (a)] are labeled as 1, 2 and 3. During the State II Reset 
pulse, the temperature in the NGST layer exceeds its TM (600 °C) and amorphizes 
upon rapid cooling, hence increasing RNGST. The temperatures in the AIST and 
GST layers, however, are in between their TM and TC (as seen in Table 5.1) and 
thus are poly-crystalline. The combination of amorphous NGST, and poly-
crystalline AIST and GST forms one of the intermediate resistance levels, State II. 
It should be noted that this State II Reset pulse can switch the device to State II 
regardless of the previous state. This is because every time the State II Reset pulse 
is applied, the temperatures in the PCMs would rise such that that in NGST 
exceeds its TM, while those in AIST and GST remain in between their TM and TC. 
The temperature in the NGST shoots up to a higher level than its TM first as the 
NGST is bounded by the thermal barrier SiN layer which has a much lower 
thermal conductivity than the NGST layer (indicated in Table 5.1). This means 
that the heat generated is trapped within the NGST layer, causing its temperature 




Fig. 5.8. (a) Simulated temperature versus time profiles of a two-bit multi-level 
device undergoing the State III Reset pulse (20 ns, 4.5 V). The temperature profiles 
(labelled as 1, 2 and 3) were correspondingly extracted from nodes in the GST (circle 
symbols), NGST (triangle symbols) and AIST (square symbols) layers. (b) Simulated 
temperature contour plot of the two-bit multi-level device undergoing the same State III 
Reset pulse, captured at the instant when the peak temperatures in the PCMs  are attained. 
The temperature versus time profiles, in (a), were extracted from the nodes labelled 1, 2 
and 3. 







































































 The simulated temperature versus time profiles during the State III Reset 
pulse (20 ns, 4.5 V) are shown in Fig. 5.8 (a). The curves (labeled as 1, 2 and 3) 
were obtained by plotting the temperatures of the correspondingly numbered 
nodes in Fig. 5.8 (b). These nodes are roughly in the middle of each PCM layer in 
the triple PCM stack. Fig. 5.8 (b) illustrates the simulated temperature contour of 
the two-bit device during the State III Reset Pulse. The nodes at which the 
temperature versus time graphs were extracted from [in Fig. 5.8 (a)] are labeled as 
1, 2 and 3.  During the State III Reset pulse, the temperatures in both the NGST 
and the AIST layers rise above their respective TM, and become amorphous upon 
cooling. This means that both RNGST and RAIST increase in value. The temperature 
in the GST layer, however, still remains in between its TC and TM. Thus, the GST 
layer becomes poly-crystalline. The temperature in the NGST layer escalates to a 
high temperature quickly due to the thermal insulation provided by the SiN at the 
top and bottom of the NGST layer. This time, the AIST layer also manages to 
amorphize, despite having similar thermal conductivity as GST (indicated in 
Table 5.1). This is because the AIST has a relatively lower TM amongst the three 
PCMs used in this work. Hence, AIST is able to amorphize after the application 
of the State III Reset pulse. This combination of amorphous AIST and NGST, and 
poly-crystalline GST forms another one of the intermediate states, State III. 
 The simulated temperature versus time profiles during the State IV Reset 
pulse (20 ns, 6 V) are illustrated in Fig. 5.9 (a). The curves (labeled as 1, 2 and 3) 
were obtained by plotting the temperatures of the correspondingly numbered 




Fig. 5.9. (a) Simulated temperature versus time profiles of a two-bit multi-level 
device undergoing the State IV Reset pulse (20 ns, 6 V). The temperature profiles 
(labelled as 1, 2 and 3) were correspondingly extracted from nodes in the GST (circle 
symbols), NGST (triangle symbols) and AIST (square symbols) layers. (b) Simulated 
temperature contour plot of the two-bit multi-level device undergoing the same State IV 
Reset pulse, captured at the instant when the peak temperatures in the PCMs  are attained. 
The temperature versus time profiles, in (a), were extracted from the nodes labelled 1, 2 
and 3. 






































































Fig. 5.10. Simulated temperature versus time profiles of a two-bit multi-level 
device undergoing the State I Set pulse (400 ns, 2 V). The temperature profiles were 
extracted from nodes roughly in the middle of the GST (circle symbols), NGST (triangle 
symbols) and AIST (square symbols) layers. 
 
the triple PCM stack. Fig. 5.9 (b) shows the simulated temperature contour of the 
two-bit PCRAM device during the State IV Reset Pulse. The nodes at which the 
temperature versus time graphs were extracted from [in Fig. 5.9 (a)] are labeled as 
1, 2 and 3.  During the State IV Reset pulse, the temperatures in all three PCMs 
rise to above their respective TM (indicated in Table 5.1) and amorphize due to the 
fast melting and quenching process. The temperature in NGST is exceptionally 
higher than those in AIST and GST and this can be again attributed to the thermal 
insulation provided by the SiN thermal barrier layers at the top and bottom of the 





































NGST layer. All three amorphous PCMs form the highest resistance level, State 
IV where the RAIST, RNGST and RGST are at their highest values.  
 Fig. 5.10 shows the simulated temperature versus time profiles during the 
State I Set pulse (400 ns, 2V). The temperature plots were extracted from peak 
temperature nodes in each of the PCM layers. The temperatures of all three PCMs 
in this plot lie in between their respective TC and TM. Hence, all three PCMs 
become poly-crystalline during the State I Set pulse. This means that the Joule 
heating in the three PCMs is high enough to undergo crystallization. The 
combination of the three poly-crystalline layers form the lowest resistance state, 
State I.  
 The simulated temperature versus time profiles in Fig. 5.11 represent the 
Crystallization method of switching. In this method, the two intermediate pulses 
that switch the device to the intermediate resistance states (i.e. State II and III) 
crystallize the PCM layers instead of amorphizing them (as in the case when  the 
State II Reset and State III Reset pulses are applied). Thus, the State IV Reset 
pulse switches the device to State IV, the State III Set pulse switches the device to 
State III, the State II Set pulse switches the device to State II, and the State I Set 
pulse switches the device to State I. Fig. 5.11 (a) shows the temperature versus 
time profiles extracted from nodes roughly in the middle of each of the PCM 
layers, during the State III Set pulse (400 ns, 1 V). During this State III Set pulse, 
the temperature in the GST layer lies in between its TC and TM, while those in the 
AIST and NGST layers lie below their respective TC. This means that the GST 




Fig. 5.11. Simulated temperature versus time profiles of a two-bit multi-level 
device undergoing the (a) State III Set pulse (400 ns, 1 V), and (b) State II Set pulse (400 
ns, 1.5 V). The temperature profiles were extracted from nodes roughly in the middle of 
the GST (circle symbols), NGST (triangle symbols) and AIST (square symbols) layers. 
































































PCMs); whereas, the AIST and NGST layer do not change phase and remain in 
the states which they were in before the pulsing event. Herein lies the limitation 
of the State III Set pulse. Unlike, the State II and State III Reset pulses, the State 
III Set pulse cannot switch the device to State III, unless the state prior to the 
pulsing event is in State IV. Similarly, the temperature profile plots of the three 
PCM layers during the State II Set pulse (400 ns, 1.5 V) is shown in Fig. 5.11 (b). 
The temperatures in GST and AIST are seen to be in between their TC and TM, 
whereas, that in NGST is not above its TC. This means that GST and AIST layers 
become poly-crystalline whereas the NGST remains in the same phase before the 
pulsing event. The GST and AIST layers are able to crystallize before the NGST 
layer as their TC are lower than the TC of NGST. Thus, the State II pulse can only 
switch the device to State II if the state prior to the pulsing event was State III. 
 Fig. 5.12 is a schematic of the overall two-bit phase changing behaviour of 
the three PCMs, using the Amorphization method. The State II Reset pulse 
amorphizes the NGST layer, while the AIST and GST layers remain poly-
crystalline. This combination of amorphous NGST, and poly-crystalline AIST and 
GST forms State II. The State III Reset pulse amorphizes both NGST and AIST, 
while GST is poly-crystalline. This forms State III. The State IV Reset pulse 
amorphizes all three PCM layers forming the highest resistance level, State IV. 
The State I Set pulse crystallizes all the PCM layers to form the lowest resistance 
level State I. As discussed earlier, the Crystallization method pulses were not 




Fig. 5.12.  Schematic of the phase changing process of the three PCMs in a triple PCM 
mulit-level device (using the Amorphization method). The State II Reset Pulse switches 
the device to State II, the State III Reset Pulse switches the device to State III, the State 
IV Reset Pulse switches the device to State IV, and the State I Set Pulse crystallizes the 
device back to State I. The device can switch to a particular state from any arbitrary state 
using the respective set or reset pulse. 
 
option. The pulses can switch to a particular state, irrespective of the previous 
state (as indicated by the arrows in Fig. 5.12). This independent nature of 
switching allows the two-bit multi-level device to be programmed with ease 
without having to go through the switching of states sequentially. 
 The choice of the PCMs and the sequence of the PCMs in the triple stack 
structure largely depend on the TM and TC of the PCMs. The heat generated in this 
two-bit multi-level PCRAM device structure is confined within the middle PCM 
layer. Hence, the middle PCM layer should have the lowest TM, such that a 
State II “01”State I “00”





























relatively low voltage pulse could be used to selectively amorphize the middle 
PCM layer alone. NGST was thus, chosen as the middle PCM layer in this work 
due to its inherently low TM (as indicated in Table 5.1).  
 `The top and bottom PCM layers in the triple PCM stack were chosen 
according to their respective TM as well. The central confinement of heat in this 
triple PCM stack structure allows the joule heat generated to radiate in an outward 
fashion. Hence, the PCM with the lower TM in the top or bottom of the triple PCM 
stack would amorphize before that with the higher TM. In this work, the PCM with 
the lower TM (i.e. AIST) was used as the top PCM layer, whilst the PCM with the 
higher TM (i.e. GST) was used as the bottom PCM layer. The top and bottom 
PCM layers are interchangeable as the selective amorphization of the bottom and 
top PCM layers can still be accomplished if the top and bottom PCM layers were 
swapped. The thermal conductivity of the PCM layers in the top and bottom of 
the triple PCM stack would determine the heat flux within the PCM layers. The 
AIST and GST materials used in this work have relatively similar thermal 
conductivities (as seen in Table 5.1); thus, the heat flux within the top and bottom 
PCM layers, are roughly similar. Moreover, the SiN thermal barrier layers in the 
triple PCM stack prevent the heat flux in the triple PCM stack to spread to the top 
and bottom layers too quickly. This damping of heat flux allows the three PCM 
layers to be amorphized gradually upon the application of higher voltage pulses. 
Thus, the TM plays a more crucial role in determining which PCM layer 
selectively amorphizes first.  
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 The difference in TM of the three PCMs in the triple PCM stack are hence, 
crucial in engineering the two-bit multi-level device such that it can switch at 
lower voltage pulses; this in turn lowers the power consumption of the device. 
This flexible method of choosing the PCMs to be used in the two-bit multi-level 




 A novel two-bit multi-level PCRAM device comprising of a triple PCM 
stack was demonstrated in this work. This triple PCM stack consisted of GST, 
NGST and AIST with SiN thermal barrier layers separating the three PCM layers. 
Electrical characterization was performed to determine the two-bit multi-level 
device behaviour. Four states (i.e. „00‟, ‟01‟, „10‟, „11‟) were achieved. 
Resistance windows, between consecutive states, of at least 1 order were realized. 
The two-bit devices also showed excellent potential for high endurance and good 
retention characteristics. The stability and endurance of the multi-level devices 
are suitable for high density storage applications. Thermal analysis was also 
performed to understand the phase changing behaviour of the PCMs in the two-bit 
multi-level device. The physics behind this phase changing behaviour of the 




Chapter 6  
 
Suppression of Resistance Drift Phenomenon 
in Multi-level Phase Change Memory Devices 
 
6.1 Introduction 
 Resistance drifting over time is especially detrimental in multi-level phase 
change random access memory (PCRAM) devices because it leads to the overlap 
in intermediate resistance states [45]. Any overlapping in resistance levels of the 
intermediate states could alter the data stored within the PCRAM storage device. 
If not addressed, this resistance drifting phenomenon could significantly impede 
the advancement in research of multi-level PCRAM devices. Hence, it is 
imperative to research into methods to prevent resistance drifting in multi-bit 
PCRAM devices. 
 In this Chapter, the problem of resistance drifting in multi-level 
programming is addressed. The work in this Chapter demonstrates that resistance 
drifting can be significantly reduced in the two-bit, triple phase change material 
(PCM) stack device design (as seen in Chapter 5) at various temperatures. The 
resistance drifting phenomenon was monitored by electrical measurements. 
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Comparisons between the conventional single-layered PCRAM device and the 
triple PCM stack device would also be made. The role of the structural difference 
of the triple PCM stack device as compared to the single-layered PCRAM device 
pertaining to the improvement of resistance drifting in the PCRAM devices would 
also be discussed in this Chapter. 
 
6.2 Resistance Drifting Phenomenon in PCRAM Devices 
 The stability of a resistance state of a PCRAM device depends on the 
structural relaxation (SR) occurring in the amorphous PCM. During SR, the 
amorphous PCM tends to evolve into a higher resistance state with higher 
thermodynamic stability (i.e. lower Gibbs free energy) [47], [43]-[44], [81]-[82], 
[84]-[85]. The amorphous phase of the PCM consists of a large concentration of 
defects or localized states in the bandgap, as seen in Fig. 6.1 (a.i). These defects 
then undergo the defect annihilation process via thermally activated hopping of 
carriers at these localized defect states to form a more stable and higher resistance 
state. The defect annihilation process reduces the number of localized states in the 
bandgap and increases the energy levels of the mobility edges [i.e. the conduction 
(EC) and valence (EV) band edges], thereby effectively increasing the energy 
bandgap of the amorphous PCM. This increase in the energy bandgap [as seen in 
Fig. 6.1 (a.ii)] results in the increase in resistance of the amorphous PCM, hence 
attributing to the resistance drift phenomenon in amorphous PCMs.  
 The process of thermally activated hopping (i.e. thermal emission) of 




Fig. 6.1. Schematic of an amorphous phase change material (-PCM) with (a.i) a 
high concentration of defect states, and (a.ii) a low concentration of defect states, at the 
instant after programming (i.e. at t0) and after a period of time (i.e. at t1) respectively. The 
defect annihilation process not only reduces the concentration of defect states, but also 
increases the bandgap of the PCM, thereby increasing its resistance. The schematic of the 
thermally activated hopping process (indicated by the green arrows) in an -PCM with 
(b.i) a high concentration, and (b.ii) a low concentration of traps (defect states). 
 
illustrates the thermally activated hopping process (indicated by the green arrows) 
in an amorphous PCM with high density of traps where the average distance 
between positively charged states (z) is small. The potential barrier () seen by 
these carriers is described in the following equation: 
    = EC – EF - ∆= EC – EF – qVA 
  
   
,                                 (6.1) 
where EC is the conduction band edge, EF is the Fermi level, VA is the applied 
voltage, and ua is the thickness of the amorphous region. The decrease in the 

























high,  decreases linearly with the applied electric field (i.e. VA/ ua) because of the 
small z (as seen in Equation 6.1). Fig. 6.1 (b.ii) illustrates the thermally activated 
hopping process (indicated by the green arrows) in an amorphous PCM with low 
density of traps (i.e. amorphous region of PCM which had undergone resistance 
drifting) [43]-[44]. 
 The z is larger in the case of the PCM after SR as compared to that 
before SR. The potential barrier () seen by the carriers in the amorphous PCM 
with lower density of Coulombic traps can be described as follows: 
 = EC – EF - ∆EC – EF – q (
  A
   a
)
1/2
,               (6.2) 
where  is the dielectric constant in the amorphous PCM [43]-[44]. When the 
density of traps is low, the barrier lowering is proportional to the square root of 
the applied voltage and electric field. Applying Gauss‟s Law, since z is large, the 
electric field is (
 
   a
) (as seen in Equation 6.2). The barrier lowering for 
thermal emission in this case is mainly contributed by the isolated trap due to the 
large z [43]-[44]. 
 Fig. 6.2 (ai) shows a typical PCRAM device with a partially amorphized 
Ge2Sb2Te5 (-GST) layer. This partially amorphized layer represents an 
intermediate multi-level state (i.e. Intermediate State I), where the highest 
resistance level represents a fully amorphized GST layer and the lowest resistance 
level represents a poly-crystalline GST layer. At the instant after programming 




Fig. 6.2. Schematic illustrating resistance drift occurring in Intermediate State I 
(using a low voltage/current pulse) for (ai) a conventional device with single-layer GST, 
and (aii) a PCRAM device with an added barrier layer between two phase-change 
domains. The barrier layer prevents structural relaxation from spreading from one phase-
change domain to the next. Schematic illustrating resistance drift occurring in 
Intermediate State II (using a high voltage/current pulse) for (bi) a conventional device 
with single-layer GST, and (bii) a PCRAM device with two barrier layers and three 
phase-change domains. The amorphous regions in the single-layer device expands rapidly 
from time t0 to t1. The resistance drifting in the PCRAM devices with barrier layer(s), 
however, is significantly reduced. 
 
duration (i.e. at time t1), the resistance drifting is caused by this small -GST 
region to expand due to SR. This increase in the -GST region could be curbed by 
introducing a thin barrier layer in between the PCM, as seen in Fig. 6.2 (aii). The 
barrier layer separates the PCM into multiple domains. The -GST region in a 
given PCM domain may undergo SR, but SR across the barrier layer into another 
PCM domain is suppressed. This effectively reduces the resistance drift in 












(bi) Intermediate State II









(bii) Intermediate State II
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is used to program an -GST region, the introduction of several barrier layers [as 
in Fig. 6.2 (bii)] could reduce the formation of dangling bonds, and hence, 
localized defect states in the -GST region. The lower concentration of defect 
states means that there would be a reduction in the generation and recombination 
of defect states (i.e. defect annihilation process); thus, the tendency for the 




In this work, we fabricated two-bit triple phase change material (PCM) 
multi-level devices to attain stable and distinct intermediate resistance levels. The 
multi-level device can switch to the four distinct states (State I, II, III, and IV) 
instantaneously upon the application of either a set or a reset pulse, which 
selectively amorphizes or crystallizes the PCMs in the triple PCM stack. 
Electrical data retention measurements were performed on both the conventional 
GST devices as well as the two-bit multi-level devices to investigate and compare 
the retention capabilities of both types of devices. Fig. 6.3 (a) shows the 
conventional single layer Ge2Sb2Te5 (GST) device with two resistance levels („0‟ 
and „1‟), while Fig. 6.3 (b) shows the two-bit triple PCM device fabricated in this 
work with four resistance levels namely: “00‟, „01‟, „10‟ and „11‟ (corresponding 
to States I, II, III and IV, respectively).  
 Four-inch Si substrates with 1 m thick thermally grown SiO2 were used 




Fig. 6.3. Schematic of (a) a single-layer Ge2Sb2Te5 (GST) device with two states 
(„0‟ and „1‟), and (b) a two-bit triple PCRAM device with four states („00‟, „01‟, „10‟, 
„11‟). The highest resistance state is State IV (“11”) while the lowest resistance state is 
State I (“00”). The Si3N4 (SiN) layers in the triple PCM stack separates the three different 
PCMs used to fabricate this two-bit device: Ag0.5In0.5Sb3Te6 (AIST), Nitrogen-doped 
Ge2Sb2Te5 (NGST), and GST. (c) The cross-sectional transmission electron microscopy 
image (TEM) of the two-bit triple PCM device fabricated in this work. 
 
patterned as the bottom electrode. A 100 nm thick SiO2 isolation layer having a 1 
m diameter pore was formed. The triple PCM stack comprising 22 nm of 
Ge2Sb2Te5 (GST), 1 nm of Si3N4 (SiN), 22 nm of nitrogen-doped GST (NGST), 1 
nm of SiN, and a further 22 nm of Ag0.5In0.5Sb3Te6 (AIST) (bottom to top), was 
deposited and patterned. The NGST layer was formed by sputtering GST from a 
composite target in a N2/Ar ambient [52]. The NGST had a nitrogen concentration 
of 3.5 atomic percent (atm. %) as determined by X-ray Photoelectron 
Spectroscopy (XPS) studies [52]. The GST, AIST and SiN layers were sputtered 
using composite targets. This triple PCM stack was capped with a 10 nm TiW 







































performance. A 100 nm thick SiO2 layer was then deposited and patterned. The 
top electrode metallization was then done by depositing and patterning 200 nm of 
TiW. Fig. 6.3 (c) shows a cross-sectional transmission electron microscopy 
(TEM) image of the fabricated two-bit multi-level device. 
 The choice of PCMs is important in ensuring that the two-bit multi-level 
device requires low switching power and large resistance windows between 
consecutive states [51],[86]-[87]. The PCM in the middle of the triple stack 
amorphizes first before the top and bottom PCMs [87]. As such, the PCM with a 
combination of low thermal conductivity and low melting temperature (TM) is 
preferred, to achieve an intermediate state (State II), where an amorphous PCM is 
sandwiched between two poly-crystalline PCMs. This means that the device could 
switch to State II using a lower power; hence, NGST was selected as the middle 
PCM in the triple PCM stack. The top and bottom PCMs would amorphize next 
upon the application of a higher voltage or current pulse due to the symmetrical 
nature of the triple PCM stack structure. However, to enable selective 
amorphization of the top and bottom PCMs to form State III and IV in the two-bit 
device, the distinction in TM‟s and thermal conductivity between the top and 
bottom PCM is imperative. In this instance, the lower TM of AIST than GST 
allows the top PCM to amorphize before the bottom PCM layer, which makes 
another intermediate state (State III) realizable. Table 6.1 shows the properties of 
the PCMs used in the fabrication of the triple PCM stack in this work. 
 The diagrams in Fig. 6.4 (a) – (d) illustrate the suppression of structural 
relaxation across phase-change domains or layers due to the SiN barrier layers in  
 112 
 
Table 6.1 The thermal conductivities (k), melting temperatures (TM) and 
crystallization temperatures (TC) of as-deposited amorphous phase 
change materials used in this work. 
Properties AIST NGST GST 
Crystallization Temperature, TC (C)
 a
 150 180 145 
Melting Temperature, TM (C)
 a
 482 600 620 
Thermal Conductivity, k (W/mK)
 b
 0.34 0.17 0.3 
a 
Melting and crystallization temperatures are taken from Ref. 53-55, 72-73. 
b 
Thermal conductivities are taken from Ref. 59, 64-65, 69, 76. 
 
a two-bit triple phase-change multi-level device structure. Fig. 6.4 (a) shows State 
I of the two-bit device, where all three PCMs in the triple PCM stack are set to the 
poly-crystalline state. Resistance drifting in this state is negligible. Fig. 6.4 (b) 
depicts the two-bit device in State II, where the middle NGST region is almost 
entirely amorphized. The resistance drifting due to SR in this NGST region is 
significantly reduced as the amorphous NGST (-NGST) region is bounded by 
two SiN barrier layers. Fig. 6.4 (c) shows the resistance drifting occurring in the 
two-bit device, programmed to State III. The amorphous AIST (-AIST) and -
NGST regions, bounded by the top electrode and SiN barrier layer, and the two 
SiN barrier layers respectively, experience minimal SR. Likewise, in the highest 
resistance state (State IV), the expansion of the -PCM (i.e. -GST, -NGST and 
-AIST) regions is restricted, as shown in Fig. 6.4 (d). The restriction of SR in 
this triple PCM stack structure allows for realization of non-overlapping 




Fig. 6.4. Increase in size of amorphous regions is related to the resistance drifting 
phenomenon. This is illustrated using schematics for (a) State I, (b) State II, (c) State III, 
and (d) State IV of the two-bit multi-level device. The amorphous regions show 
negligible expansion during the time interval from t0 to t1. 
 
6.4 Results and Discussion 
 Fig. 6.5 (a) illustrates the set and reset operations (U-curve) in a particular 
two-bit multi-level device. The device was set back to the completely amorphous 













































Fig. 6.5. (a) The set and reset operations (U-curve) of a two-bit multi-level 
PCRAM device. The two methods of switching (i.e. Amorphization and Crystallization 
Methods) are indicated on the graph. The measurements were performed with a constant 
pulse width of 800 ns and the pulse voltage is shown on the horizontal scale. The device 
was reset back to the highest resistance level (State IV) before each measurement was 
taken. The four multi-level states (State I, II, III and IV) are stable and distinct. The 
schematic of selective amorphization or crystallization of each state is annotated in the 
plot next to the respective states. (b) A DC I-V sweep of the two-bit multi-level device. 
The device was originally programmed to State IV before the measurement was done. 
The DC sweep was performed at a rate of 0.5 V/s. The plot shows the crystallization 
process of the device from State IV to State I. All four states are annotated in the graph. 


























































with a constant pulse width of 800 ns. Four distinct and stable states are clearly 
observed in Fig. 6.5 (a). The resistance windows between consecutive states are 
roughly an order in magnitude, which enable ease of programming of 
intermediate states. All three PCM layers are poly-crystalline in State I. The 
NGST layer is amorphous while the AIST and GST layers are poly-crystalline in 
State II. The NGST and AIST layers are amorphous whereas the GST layer is 
poly-crystalline in State III. All three PCM layers are amorphous in State IV.  
 There are primarily two ways to program the device: 1) Staircase-up 
method (Amorphization method), and 2) Staircase-down method (Crystallization 
method) [51], [86]-[87]. The Amorphization method employs reset pulses to 
switch the device from one state to another (to attain State II, III and IV), and uses 
only one set pulse to completely crystallize the device to State I. The 
Crystallization method, on the other hand, employs set pulses to switch the device 
from one state to another (to attain State I, II and III), and uses only one reset 
pulse to completely amorphize the device to State IV. In this work, we utilized the 
Amorphization method to program the two-bit multi-level devices. Details on the 
mechanism of the Amorphization method and Crystallization method can be 
found in our previous works in Ref. 51, 86-87. 
 Fig. 6.5 (b) shows the I-V characteristics illustrating the crystallization 
process of another two-bit PCRAM device, obtained via a DC sweep. The device 
was initially in the highest resistance state (i.e. State IV) when the measurement 
was done. The four states are annotated in the plot for reference. The distinct and 




Fig. 6.6. Retention plots of (a) the two-bit multi-level device, and (b) the 























































































state to another. 
 The stable multi-level states attained in this two-bit PCRAM device 
structure are what set it apart from other multi-level PCRAM research. Fig. 6.6 (a) 
illustrates the superior retention capabilities of another two-bit multi-level device 
in comparison to the conventional single layered GST device [Fig. 6.6 (b)] at 
room temperature (27 °C). The overlapping intermediate states in the 
conventional single-layer GST device present a pressing problem in the 
programming of multi-level states. The resistance drifting phenomenon is so 
extensive that having more than two resistance states becomes unrealizable [43]-
[44], [45], [47], [81]-[82], [84]-[85]. For the case of the two-bit PCRAM device 
structure however, the intermediate states experience negligible resistance 
drifting. This could be attributed to the architectural design of the triple PCM 
stack, and in particular, the SiN barrier layers sandwiched in between the three 
PCM layers.  
 Fig. 6.7 shows the retention data of the two-bit multi-level device [Fig. 6.7 
(a)] and the conventional single-layer GST device [Fig. 6.7 (b)] at 85 °C. The 
retention characteristics of the two-bit device still show negligible signs of 
resistance drifting whereas that of the conventional single-layer GST device 
depreciates rapidly.  
 Fig. 6.8 illustrates the retention data of the two-bit multi-level device [Fig. 
6.8 (a)] and the conventional single-layer GST device [Fig. 6.8 (b)] at 100 °C. The 




Fig. 6.7. Retention plots of (a) the two-bit multi-level device, and (b) the 























































































Fig. 6.8. Retention plots of (a) the two-bit multi-level device, and (b) the 
























































































Fig. 6.9. Plot of the drift exponents (v) for all the resistance states in the same (a) 
two-bit multi-level device, and (b) conventional single-layer GST device as in Fig. 6.6, 
6.7 and 6.8 at 27 °C, 85 °C and 100 °C. The power law that empirically links the 
resistance (R) increase with time (t) is annotated in the plots. The drift exponents of the 
two-bit multi-level device are an order of magnitude lower than that of the conventional 
single layer GST device. 
 
device attests to the difficulty in multi-level programming of the conventional 
single-layer GST device. The two-bit multi-level device, on the other hand, shows 
consistency in the resistance states even at 100 °C and negligible resistance 
drifting. 
Fig. 6.9 (a) depicts the drift exponents for the same two-bit multi-level 
device shown in Fig. 6.6 (a), 6.7 (a) and 6.8 (a) at 27 °C, 85 °C and 100 °C 
respectively. The initial resistance was fixed to be at the instant where t = 1 s (i.e. 
t0 = 1 s) in all of the retention plots (Fig. 6.6, 6.7 and 6.8), for the purpose of 
calculation of the drift exponents shown in Fig. 6.9. It is clear that the two-bit 

































































multi-level device structure shows a marked improvement in lowering the drift 
exponent by an order in magnitude as compared to the conventional single-layer 
GST device. The drift exponents of the conventional device shown in Fig. 6.6 (b), 
6.7 (b) and 6.8 (b) are showcased in Fig. 6.9 (b). The negligible drift exponents of 
the two-bit multi-level device ensure that the resistance states would not overlap 
allowing ease of logic state programming. 
 
6.5 Summary 
 In conclusion, the retention characteristics of a two-bit triple PCM multi-
level device were investigated through electrical measurements. The four distinct 
states (State I, II, III and IV) were found to be stable and experienced negligible 
resistance drifting. The SiN barrier layer was believed to architecturally suppress 
the resistance drift phenomenon. The two-bit multi-level device was found to 
have drift exponents which were an order of magnitude lower than those of the 
conventional single layer GST device. The two-bit multi-level PCRAM device 
design shows good promise in eliminating the resistance drift phenomenon in 
future multi-level PCRAM. 
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Chapter 7  
 
Conclusion and Future Work 
 
7.1 Conclusion 
 Phase change random access memory (PCRAM) is a promising non-
volatile memory (NVM) candidate to replace FLASH memory technology [17]-
[26]. However, the need to improve upon the multi-level programming 
capabilities of PCRAM is pertinent to ensure that PCRAM maintains its 
competitive edge in high density memory applications. 
 This thesis has studied novel device structures to improve the multi-level 
capabilities of PCRAM technology. The contributions of each chapter in this 
thesis are summarized in the following section. 
 
7.1.1 Multi-level dual layered Phase Change Memory Devices with a 
NGST/Ta2O5/GST Stack 
 In Chapter 2, a novel multi-level PCRAM stack structure was introduced. 
A Ta2O5 barrier layer was introduced in between two phase change material 
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(PCM) layers [51], [61]. The top and bottom PCM layers were nitrogen-doped 
Ge2Sb2Te5 (NGST) and Ge2Sb2Te5 (GST) respectively. This PCM stack structure 
allows the user to selectively amorphize or crystallize the PCM layers; thus 
resulting in a reliable method of programming an intermediate resistance level. 
The three resistance levels achieved through this PCM stack structure (i.e. State I, 
II, and III) were stable and distinct, with resistance windows between adjacent 
states of at least one order of magnitude. Three separate pulse conditions were 
required to switch the device to each state. These pulses are robust in that they 
switch the device to a particular state regardless of the previous state of the 
device. Thermal simulation analysis was also performed to better understand the 
switching mechanism and the role of Ta2O5 as a thermal barrier layer. The 
ultrathin Ta2O5 was found to effectively dampened the heat flux from one PCM 
layer to another upon the application of a particular voltage pulse. This thermal 
barrier layer was essential in creating a stable intermediate multi-level state in the 
PCRAM device. 
 This Chapter, hence, provides a new method in improving the stability and 
reproducibility of intermediate multi-level states. 
 
7.1.2 Multi-level Phase Change Memory Devices with Si3N4 or Ta2O5 Barrier 
Layers 
 In Chapter 3, a comparison study of Si3N4 (SiN) and Ta2O5 thermal 
barriers was performed to determine the better dielectric material for use in the 
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dual-PCM multi-level device [70], [85]. The effects of the two dielectric materials 
on the device performance were examined, while keeping the barrier layer 
thickness constant at 1.5 nm. It was found that Ta2O5 required lower power (i.e. 
Joule heat) to effectively switch the dual PCM multi-level device, however, the 
endurance performance of the devices with the Ta2O5 barrier layers were found to 
be poorer than those with the SiN barrier layers. Devices with the SiN barrier 
layers showed better multi-level state stability and reproducibility, large resistance 
windows between consecutive multi-level states and higher endurance 
characteristics than their counterparts with Ta2O5 barrier layers. A thinner SiN 
barrier layer (i.e. < 1.5 nm) could be used to lower the power consumption of the 
dual PCM multi-level devices. 
7.1.3 Effect of Top Stack Materials on the Performance of a Dual Layer Multi-
level PCRAM 
 In Chapter 4, the top PCM layers in the dual PCM multi-level device 
structure were varied and selected from the group of Ag0.5In0.5Sb3Te6 (AIST), 
Ge1Sb4Te7 (GST147), and NGST, while the bottom PCM layer, GST, was kept 
constant in all the device splits [86], [87]. The electrical performance of the three 
device splits was compared. It was found that the dual PCM multi-level device 
with AIST as the top PCM layer (AIST/SiN/GST) displayed the best device 
performance with large resistance windows between consecutive resistance states, 
low power consumption (i.e. low switching voltages), good retention 
characteristics and the best potential for high endurance. The NGST/SiN/GST 
device split displayed the next best device performance, followed by the 
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GST147/SiN/GST device split. AIST and NGST were hence, chosen alongside 
GST for the subsequent fabrication and characterization of a two-bit triple PCM 
multi-level device. 
 
7.1.4 Two-bit Multi-level Phase Change Memory Devices with a Triple Phase 
Change Material Stack 
 In Chapter 5, an improved two-bit triple PCM multi-level device structure 
was fabricated. The triple PCM stack comprises of AIST, NGST and GST. Four 
distinct resistance states (i.e. States I, II, III, and IV corresponding to „00‟, „01‟, 
„10‟ and „11‟ respectively) were achieved, with resistance windows between 
consecutive states of at least one order of magnitude [85], [87]. Four different 
voltage pulses were used to switch the two-bit triple PCM device to the four 
states. Each voltage pulse can be used to selectively amorphize or crystallize the 
PCM layers irrespective of the previously programmed state of the device. The 
two-bit device also displayed good endurance and retention characteristics. 
Thermal simulation analysis was also performed to understand the switching 
mechanism during the application of each pulse condition. This chapter provides a 
feasible solution for high-density PCRAM storage applications with stable 






7.1.5 Suppression of Resistance Drift Phenomenon in Multi-level Phase Change 
Memory Devices 
 In Chapter 6, the problem of resistance drifting in multi-level PCRAM 
devices was addressed. The two-bit triple PCM device showed negligible 
resistance drifting of intermediate states as compared to the conventional single 
PCM device structure [88]. The drift exponents at 27 C, 85 C and 100 C of the 
two-bit device was significantly lower (i.e. an order in magnitude lower) than 
those of the single PCM device. This chapter demonstrates the excellent retention 
characteristics of the two-bit triple PCM stack structure as compared to the 
conventional single PCM structure. The work presented in this chapter 
substantiates the use of thermal barrier layers to effectively stabilize intermediate 
resistance states of PCRAM devices undergoing multi-level programming. 
 
7.2 Future Implementation of the Multi-level PCRAM Device 
 The PCM stack structure and its switching mechanism, discussed in this 
and the previous Chapters of the thesis, can also be extended to fabricate PCRAM 
devices with multiple bits (greater than two bits) for future work. By adding more 
PCM layers as well thermal barrier layers, the number of bits in the multi-level 
PCM device can be increased. However, there are certain considerations to be 




 The increase in the number of PCM and thermal barrier layers enables the 
device to display properties that are similar to those of a superlattice-like PCRAM 
cell [36]. The duration needed to switch the device from one state to another 
would be small due to the higher rate of temperature increase in the superlattice 
like PCRAM cell, and hence the multi-level PCRAM device with multiple barrier 
layers in between each PCM layer. This is due to the effective heat containment 
within each PCM layer. 
 Thermal crosstalk between the adjacent multi-level PCM devices as we 
scale down to below the 16 nm node may seem like a potential threat to these 
PCM stack devices. However, it is important to note that with scaling, the thermal 
crosstalk that may occur between adjacent devices would scale down as well.  
 Besides the added layers and hence, steps needed for fabrication, this 
device structure does seem theoretically feasible for future production. The 
addition of multiple PCM and thermal layers can effectively increase the density 
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